Strategies for the integration of hardware and software IP components in embedded systems-on-chip

被引:15
|
作者
Wagner, FR
Cesário, WO
Carro, L
Jerraya, AA
机构
[1] Univ Fed Rio Grande Sul, Inst Comp Sci, BR-91501970 Porto Alegre, RS, Brazil
[2] TIMA Lab, F-38031 Grenoble, France
[3] Univ Fed Rio Grande Sul, Dept Elect Engn, Porto Alegre, RS, Brazil
关键词
hardware and software IP integration; communication synthesis; standards for IP integration; IP derivation; operating system generation; simulation of IP-based designs;
D O I
10.1016/j.vlsi.2003.12.005
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents an innovative taxonomy for the classification of different strategies for the integration of IP components. The taxonomy defines three main approaches, which can apply both to hardware and software components: standard-based design, communication synthesis, and IP derivation. The proposed taxonomy helps the understanding of current problems in embedded systems design and their associated proposed solutions. From the software side, the proposed classification considers all layers: application software, OS, and device drivers. The taxonomy is based on the separation between computation and communication of the components and shows alternatives for adapting both of these aspects of an IP component to be integrated into a SoC. The present paper also identifies open issues and possible future research directions in the design of embedded systems. (C) 2004 Elsevier B.V. All rights reserved.
引用
下载
收藏
页码:223 / 252
页数:30
相关论文
共 50 条
  • [1] Integration of Hardware Assertions in Systems-on-Chip
    Geuzebroek, Jeroen
    Vermeulen, Bart
    2008 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2008, : 412 - 421
  • [2] Customizing software toolkits for Embedded Systems-on-Chip
    Halambi, A
    Dutt, N
    Nicolau, A
    ARCHITECTURE AND DESIGN OF DISTRIBUTED EMBEDDED SYSTEMS, 2001, 61 : 87 - 97
  • [3] Hardware-software debugging techniques for reconfigurable systems-on-chip
    Talavera, G
    Nollet, V
    Mignolet, JY
    Verkest, D
    Vernalde, S
    Lauwereins, R
    Carrabina, J
    2004 IEEE INTERNATIONAL CONFERENCE ON INDUSTRIAL TECHNOLOGY (ICIT), VOLS. 1- 3, 2004, : 1402 - 1407
  • [5] Software/Hardware Solutions for Information Processing in All Programmable Systems-on-Chip
    Sklyarov, Valery
    Skliarova, Iouliia
    Silva, Joao
    CONTROL ENGINEERING AND APPLIED INFORMATICS, 2016, 18 (03): : 109 - 120
  • [6] Exploring the Abyss? Unveiling Systems-on-Chip Hardware Vulnerabilities Beneath Software
    Rajendran, Sree Ranjani
    Dipu, Nusrat Farzana
    Tarek, Shams
    Kamali, Hadi Mardani
    Farahmandi, Farimah
    Tehranipoor, Mark
    IEEE TRANSACTIONS ON INFORMATION FORENSICS AND SECURITY, 2024, 19 : 3914 - 3926
  • [7] Microsensor integration into systems-on-chip
    Brand, Oliver
    PROCEEDINGS OF THE IEEE, 2006, 94 (06) : 1160 - 1176
  • [8] Embedded Multiprocessor Systems-on-Chip Programming
    Mignolet, Jean-Yves
    Wuyts, Roel
    IEEE SOFTWARE, 2009, 26 (03) : 34 - 41
  • [9] Memory Architectures for embedded systems-on-chip
    Panda, PR
    Dutt, ND
    HIGH PERFORMANCE COMPUTING - HIPC 2002, PROCEEDINGS, 2002, 2552 : 647 - 662
  • [10] Transparent embedded compression in systems-on-chip
    Riemiens, A. K.
    van der Vleuten, R. J.
    van der Wolf, P.
    Jacob, G.
    van de Waerdt, J. W.
    Janssen, J. G.
    2006 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS DESIGN AND IMPLEMENTATION, 2006, : 256 - 261