A method for synthesizing multiplierless FIR digital filters with narrow transition widths

被引:5
|
作者
Chen, CK [1 ]
机构
[1] Kuang Wu Inst Technol & Commerce, Dept Elect Engn, Taipei, Taiwan
关键词
multiplierless FIR filters; powers-of-two coefficients; efficient filter structure;
D O I
10.1016/S0165-1684(97)00135-7
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, a method for synthesizing multiplierless linear-phase FIR digital filters with narrow transition widths is presented. The proposed method is developed based on the structure of interconnecting the identical subfilters by using a few tap coefficients (Saramaki, 1987). In the proposed method, the subfilter's coefficients and the tap coefficients are searched in the discrete powers-of-two coefficient space, respectively, to make the whole filter structure become multiplierless. A simulation example shows that a sharp-cutoff multiplierless filter with tight specification on the maximum allowable ripples can be easily designed using the proposed design technique. (C) 1997 Elsevier Science B.V.
引用
收藏
页码:351 / 360
页数:10
相关论文
共 50 条
  • [42] Investigation on Power Consumption of Product Accumulation Block For Multiplierless FIR Filters
    Lou, Xin
    Ye, Wenbin
    Yu, Ya Jun
    [J]. 2017 22ND INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING (DSP), 2017,
  • [43] MULTIPLIERLESS STRUCTURE FOR MAXIMALLY FLAT LINEAR-PHASE FIR FILTERS
    SAMADI, S
    COOKLEV, T
    NISHIHARA, A
    FUJII, N
    [J]. ELECTRONICS LETTERS, 1993, 29 (02) : 184 - 185
  • [44] Multiplierless implementation of bandpass and bandstop IIR digital filters
    Bhattacharya, M
    Saramäki, T
    [J]. 2002 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I-IV, PROCEEDINGS, 2002, : 3184 - 3187
  • [45] Allpass structures for multiplierless realization of recursive digital filters
    Bhattacharya, M
    Saramäki, T
    [J]. PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV: DIGITAL SIGNAL PROCESSING-COMPUTER AIDED NETWORK DESIGN-ADVANCED TECHNOLOGY, 2003, : 237 - 240
  • [46] Multiplierless implementation of all-pole digital filters
    Bhattacharya, M
    Saramäki, T
    [J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, 2002, : 696 - 699
  • [47] Designing multiplierless digital filters using genetic algorithms
    Schaffer, J. David
    Eshelman, Larry J.
    [J]. Australian Electronics Engineering, 1994, 27 (02):
  • [48] Multiplierless implementation of bandpass and bandstop recursive digital filters
    Bhattacharya, M
    Saramäki, T
    [J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, PROCEEDINGS, 2002, : 692 - 695
  • [49] Optimisation of multiplierless two-dimensional digital filters
    Sriranganathan, S
    Bull, DR
    Redmill, DW
    [J]. VISUAL COMMUNICATIONS AND IMAGE PROCESSING '96, 1996, 2727 : 1280 - 1287
  • [50] A GENERALIZED REMEZ METHOD FOR THE DESIGN OF FIR DIGITAL-FILTERS
    SHPAK, DJ
    ANTONIOU, A
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1990, 37 (02): : 161 - 174