Area-Time Efficient Realization of Multiple Constant Multiplication

被引:0
|
作者
Lou, Xin [1 ]
Yu, Ya Jun [1 ]
机构
[1] Nanyang Technol Univ, Sch Elect & Elect Engn, Singapore 639798, Singapore
关键词
FIR; ELIMINATION; ALGORITHM; DESIGN;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Multiple constant multiplication is a widely used technique in the implementation of digital signal processing algorithms. In this work, a novel RA-operation is proposed to generate potential additional fundamentals for the MCM problem. Based on the RA-operation, an algorithm is developed to optimize both critical path delay and hardware complexity of the MCM block. Simulation results show that critical path delay, area-delay product and power-delay product can be reduced significantly by using the proposed algorithm.
引用
收藏
页码:962 / 965
页数:4
相关论文
共 50 条
  • [1] Selection of Area-Time Efficient Custom Instructions for FPGA Realization
    Lam, Siew-Kei
    Srikanthan, Thambipillai
    [J]. 2008 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, VOLS 1-5, 2008, : 1352 - 1357
  • [2] THE AREA-TIME COMPLEXITY OF BINARY MULTIPLICATION
    BRENT, RP
    KUNG, HT
    [J]. JOURNAL OF THE ACM, 1981, 28 (03) : 521 - 534
  • [3] Area-Time Efficient Architecture of FFT-Based Montgomery Multiplication
    Dai, Wangchen
    Chen, Donald Donglong
    Cheung, Ray C. C.
    Koc, Cetin Kaya
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2017, 66 (03) : 375 - 388
  • [4] Fine-Grained Critical Path Analysis and Optimization for Area-Time Efficient Realization of Multiple
    Lou, Xin
    Yu, Ya Jun
    Meher, Pramod Kumar
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2015, 62 (03) : 863 - 872
  • [5] Lower Bound Analysis and Perturbation of Critical Path for Area-Time Efficient Multiple Constant Multiplications
    Lou, Xin
    Yu, Ya Jun
    Meher, Pramod Kumar
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2017, 36 (02) : 313 - 324
  • [6] Area-Time Efficient Hardware Implementation of Modular Multiplication for Elliptic Curve Cryptography
    Islam, Md Mainul
    Hossain, Md Selim
    Shahjalal, Md
    Hasan, Moh Khalid
    Jang, Yeong Min
    [J]. IEEE ACCESS, 2020, 8 : 73898 - 73906
  • [7] INFORMATION-TRANSFER AND AREA-TIME TRADEOFFS FOR VLSI MULTIPLICATION
    ABELSON, H
    ANDREAE, P
    [J]. COMMUNICATIONS OF THE ACM, 1980, 23 (01) : 20 - 23
  • [9] Area-time efficient systolic architecture for the DCT
    Meher, PK
    [J]. ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, PROCEEDINGS, 2005, 3740 : 787 - 794
  • [10] Techniques for Area-Time Efficient Image Rotation
    Satzoda, R. K.
    Suchitra, S.
    Srikanthan, T.
    [J]. ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 940 - 943