Efficient gate delay modeling for large interconnect loads

被引：13
|
作者：
Kahng, AB [1 ]
Muddu, S [1 ]
机构：
[1] UNIV CALIF LOS ANGELES,DEPT COMP SCI,LOS ANGELES,CA 90095
来源：
1996 IEEE MULTI-CHIP MODULE CONFERENCE, PROCEEDINGS | 1996年
关键词：
D O I：
10.1109/MCMC.1996.510795
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：202 / 207
页数：6
相关论文
共 50 条
  • [21] Statistical gate-delay modeling with copulas
    Schneider, Walter
    MICROELECTRONICS JOURNAL, 2021, 107
  • [22] Slope Interconnect Effort: Gate-Interconnect Interdependent Delay Model for CMOS Logic Gates with Scaled Supply Voltage
    Hwang, Myeong-Eun
    Jung, Seong-Ook
    Roy, Kaushik
    ISLPED'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2007, : 387 - 390
  • [23] Statistical gate-delay modeling with intra-gate variability
    Okada, K
    Yamaoka, K
    Onodera, H
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2003, E86A (12): : 2914 - 2922
  • [24] Efficient interconnect modeling by Finite Difference Quadrature Methods
    Xu, QW
    Mazumder, P
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV: DIGITAL SIGNAL PROCESSING-COMPUTER AIDED NETWORK DESIGN-ADVANCED TECHNOLOGY, 2003, : 592 - 595
  • [25] An indirect extraction of interconnect technology parameters for efficient statistical interconnect modeling and its applications
    Lee, JH
    Lee, KH
    Park, JK
    Lee, JB
    Park, YK
    Kong, JT
    Jung, WY
    Oh, SY
    2000 5TH INTERNATIONAL WORKSHOP ON STATISTICAL METROLOGY, 2000, : 38 - 41
  • [26] An efficient method for terminal reduction of interconnect circuits considering delay variations
    Liu, P
    Tan, SXD
    Li, H
    Qi, ZY
    Kong, J
    McGaughy, B
    He, L
    ICCAD-2005: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2005, : 821 - 826
  • [27] Optimal pipeline stage balancing in the presence of large isolated interconnect delay
    Olivieri, M.
    Menichelli, F.
    Mastrandrea, A.
    ELECTRONICS LETTERS, 2017, 53 (04) : 229 - U29
  • [28] On modeling the digital gate delay under process variation
    高名之
    叶佐昌
    王燕
    余志平
    半导体学报, 2011, (07) : 122 - 130
  • [29] On modeling the digital gate delay under process variation
    Gao Mingzhi
    Ye Zuochang
    Wang Yan
    Yu Zhiping
    JOURNAL OF SEMICONDUCTORS, 2011, 32 (07)
  • [30] High-Resolution Delay Testing of Interconnect Paths in Field-Programmable Gate Arrays
    Smith, Jack R.
    Xia, Tian
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2009, 58 (01) : 187 - 195
12345