Implementing streaming SIMD extensions on the Pentium III processor

被引:96
|
作者
Raman, SK
Pentkovski, V
Keshava, J
机构
[1] Intel Corp, Microprocessor Prod Grp, Folsom, CA 95630 USA
[2] Intel Corp, MPG Folsom Architecture Grp, Folsom, CA 95630 USA
关键词
D O I
10.1109/40.865866
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
THE SSE PROVIDES A RICH SET OF INSTRUCTIONS TO MEET THE REQUIREMENTS OF DEMANDING MULTI MED IA AND INTERNET APPLICATIONS. IN IMPLEMENTING THE SSE, THE PENTIUM III DEVELOPERS MADE A NUMBER OF DESIGN TRADE-OFFS TO SATISFY TIGHT DIE SIZE CONSTRAINTS AND ATTAIN FREQUENCY GOALS.
引用
收藏
页码:47 / 57
页数:11
相关论文
共 50 条
  • [21] A Scalable SIMD RISC-V based Processor with Customized Vector Extensions for CRYSTALS-Kyber
    Li, Huimin
    Mentens, Nele
    Picek, Stjepan
    PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, 2022, : 733 - 738
  • [22] VHDL models of processor Intel Pentium
    Kukenska, VS
    Simeonov, IS
    TELSIKS 2003: 6TH INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS IN MODERN SATELLITE, CABLE AND BROADCASTING SERVICE, VOLS 1 AND 2, PROCEEDINGS OF PAPERS, 2003, : 769 - 772
  • [23] PENTIUM PROCESSOR THERMAL DESIGN GUIDELINES
    MCCUTCHAN, DR
    REILLY, JW
    MICROPROCESSORS AND MICROSYSTEMS, 1994, 18 (04) : 231 - 237
  • [24] A PERFORMANCE ANALYSIS OF PENTIUM PROCESSOR SYSTEMS
    BEKERMAN, M
    MENDELSON, A
    IEEE MICRO, 1995, 15 (05) : 72 - 83
  • [25] Pentium-processor module debuts
    Quinnell, RA
    EDN, 1997, 42 (13) : 20 - 20
  • [26] Reducing 3D fast wavelet transform execution time using blocking and the streaming SIMD extensions
    Bernabé, G
    García, J
    González, J
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2005, 41 (02): : 209 - 223
  • [27] FPGA-based SIMD processor
    Li, SYC
    Cheuk, GCK
    Lee, KH
    Leong, PHW
    FCCM 2003: 11TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2003, : 267 - 268
  • [28] On the efficiency of reductions in μ-SIMD media extensions
    Corbal, J
    Espasa, R
    Valero, M
    2001 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, 2001, : 83 - 94
  • [29] Reducing 3D Fast Wavelet Transform Execution Time Using Blocking and the Streaming SIMD Extensions
    Gregorio Bernabé
    José M. García
    José González
    Journal of VLSI signal processing systems for signal, image and video technology, 2005, 41 : 209 - 223
  • [30] A 4-PROCESSOR BUILDING BLOCK FOR SIMD PROCESSOR ARRAYS
    FISHER, AL
    HIGHNAM, PT
    ROCKOFF, TE
    PROCEEDINGS OF THE IEEE 1989 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1989, : 305 - 309