Ultra low thermal budget rapid thermal processing for thin gate oxide dielectrics:: Reduction of suboxide transition regions in low temperature processed Si/SiO2 structures by a 900°C 30 second rapid thermal anneal

被引:1
|
作者
Lucovsky, G [1 ]
Hinds, B [1 ]
机构
[1] N Carolina State Univ, Dept Phys Mat Sci & Engn, Raleigh, NC 27695 USA
关键词
D O I
10.1557/PROC-470-355
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Device quality gate dielectric heterostructures have been prepared using a three step plasma/rapid thermal sequence [1] in which kinetic effects determine the time-temperature aspects of the processing. The steps for forming the interface and for depositing dielectric layers have been performed at low temperature, similar to 300 degrees C, by plasma-assisted processing. Following this a low rapid thermal anneal (RTA) provides interface and bulk dielectric chemical and structural relaxations, thereby yielding device performance and reliability essentially the same as obtained using higher thermal budget conventional or rapid thermal processing.
引用
收藏
页码:355 / 360
页数:6
相关论文
共 17 条
  • [1] Minimization of suboxide transition regions at Si-SiO2 interfaces by 900 degrees C rapid thermal annealing
    Lucovsky, G
    Banerjee, A
    Hinds, B
    Claflin, B
    Koh, K
    Yang, H
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1997, 15 (04): : 1074 - 1079
  • [2] INTEGRATION OF PLASMA-ASSISTED AND RAPID THERMAL-PROCESSING FOR LOW-THERMAL BUDGET PREPARATION OF ULTRA-THIN DIELECTRICS FOR STACKED-GATE DEVICE STRUCTURES
    LUCOVSKY, G
    MA, Y
    HATTANGADY, SV
    LEE, DR
    LU, Z
    MISRA, V
    WORTMAN, JJ
    JING, Z
    WHITTEN, JL
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1994, 33 (12B): : 7061 - 7070
  • [3] A new low thermal budget approach to interface nitridation for ultra-thin silicon dioxide gate dielectrics by combined plasma-assisted and rapid thermal processing
    Niimi, H
    Yang, HY
    Lucovsky, G
    CHARACTERIZATION AND METROLOGY FOR ULSI TECHNOLOGY, 1998, 449 : 273 - 277
  • [4] Minimization of sub-oxide transition regions at Si-SiO2 interfaces by 900 degrees C rapid thermal annealing
    Lucovsky, G
    Banerjee, A
    Hinds, B
    Claflin, B
    Koh, K
    Yang, H
    MICROELECTRONIC ENGINEERING, 1997, 36 (1-4) : 207 - 210
  • [5] Elimination of sub-oxide transition regions at Si-SiO2 interfaces by rapid thermal annealing at 900 degrees C
    Lucovsky, G
    Banerjee, A
    Niimi, H
    Koh, K
    Hinds, B
    Meyer, C
    Lupke, G
    Kurz, H
    APPLIED SURFACE SCIENCE, 1997, 117 : 202 - 206
  • [6] ULTRATHIN STACKED SI3N4/SIO2 GATE DIELECTRICS PREPARED BY RAPID THERMAL-PROCESSING
    TING, W
    AHN, JH
    KWONG, DL
    ELECTRONICS LETTERS, 1991, 27 (12) : 1046 - 1047
  • [7] Improving low-temperature APCVD SiO2 passivation by rapid thermal annealing for Si devices
    Sivoththaman, S
    De Schepper, P
    Laureys, W
    Nijs, JF
    Mertens, RP
    IEEE ELECTRON DEVICE LETTERS, 1998, 19 (12) : 505 - 507
  • [8] Deposition of ultra-thin oxide dielectrics for MOSFETs by a combination of low-temperature plasma-assisted oxidation and intermediate and high-temperature rapid thermal processing
    Lucovsky, G.
    Misra, V.
    Hattangady, S.V.
    Yasuda, T.
    Wortman, J.J.
    Journal of Non-Crystalline Solids, 1995, 187
  • [9] DEPOSITION OF ULTRA-THIN OXIDE DIELECTRICS FOR MOSFETS BY A COMBINATION OF LOW-TEMPERATURE PLASMA-ASSISTED OXIDATION, AND INTERMEDIATE AND HIGH-TEMPERATURE RAPID THERMAL-PROCESSING
    LUCOVSKY, G
    MISRA, V
    HATTANGADY, SV
    YASUDA, T
    WORTMAN, JJ
    JOURNAL OF NON-CRYSTALLINE SOLIDS, 1995, 187 : 60 - 65
  • [10] Shift in room-temperature photoluminescence of low-fluence Si+-implanted SiO2 films subjected to rapid thermal annealing
    Fu, Ming-Yue
    Tsai, Jen-Hwan
    Yang, Cheng-Fu
    Liao, Chih-Hsiung
    SCIENCE AND TECHNOLOGY OF ADVANCED MATERIALS, 2008, 9 (04)