NVSwap: Latency-Aware Paging using Non-Volatile Main Memory

被引:0
|
作者
Wu, Yekang [1 ]
Zhang, Xuechen [1 ]
机构
[1] Washington State Univ, Sch Engn & Comp Sci, Vancouver, WA 98685 USA
基金
美国国家科学基金会;
关键词
Paging; Virtual Memory; Storage QoS; Non-Volatile Main Memory;
D O I
10.1109/NAS51552.2021.9605418
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Page relocation (paging) from DRAM to swap devices is an important task of a virtual memory system in operating systems. Existing Linux paging mechanisms have two main deficiencies: (1) they may incur a high I/O latency due to write interference on solid-state disks and aggressive memory page reclaiming rate under high memory pressure and (2) they do not provide predictable latency bound for latency-sensitive applications because they cannot control the allocation of system resources among concurrent processes sharing swap devices. In this paper, we present the design and implementation of a latency-aware paging mechanism called NVSwap. It supports a hybrid swap space using both regular secondary storage devices (e.g., solid-state disks) and non-volatile main memory (NVMM). The design is more cost-effective than using only NVMM as swap spaces. Furthermore, NVSwap uses NVMM as a persistent paging buffer to serve the page-out requests and hide the latency of paging between the regular swap device and DRAM. It supports in-situ paging for pages in the persistent paging buffer avoiding the slow I/O path. Finally, NVSwap allows users to specify latency bounds for individual processes or a group of related processes and enforces the bounds by dynamically controlling the resource allocation of NVMM and page reclaiming rate in memory among scheduling units. We have implemented a prototype of NVSwap in the Linux kernel-4.4.241 based on Intel Optane DIMMs. Our results demonstrate that NVSwap reduces paging latency by up to 99% and provides performance guarantee and isolation among concurrent applications sharing swap devices.
引用
收藏
页码:48 / 56
页数:9
相关论文
共 50 条
  • [41] ODOMETER USING NON-VOLATILE MEMORY.
    Yates, Phil
    Electronic Engineering (London), 1984, 56 (687): : 169 - 172
  • [42] Neuromorphic computing using non-volatile memory
    Burr, Geoffrey W.
    Shelby, Robert M.
    Sebastian, Abu
    Kim, Sangbum
    Kim, Seyoung
    Sidler, Severin
    Virwani, Kumar
    Ishii, Masatoshi
    Narayanan, Pritish
    Fumarola, Alessandro
    Sanches, Lucas L.
    Boybat, Irem
    Le Gallo, Manuel
    Moon, Kibong
    Woo, Jiyoo
    Hwang, Hyunsang
    Leblebici, Yusuf
    ADVANCES IN PHYSICS-X, 2017, 2 (01): : 89 - 124
  • [43] Wamalloc: An Efficient Wear-Aware Allocator for Non-Volatile Memory
    Zhu, Jiashun
    Li, Sumin
    Huang, Linpeng
    2016 IEEE 22ND INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS (ICPADS), 2016, : 625 - 634
  • [44] Register Allocation for Write Activity Minimization on Non-volatile Main Memory
    Huang, Yazhi
    Liu, Tiantian
    Xue, Chun Jason
    2011 16TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2011,
  • [45] Non-volatile main memory management methods based on a file system
    Oikawa, Shuichi
    SPRINGERPLUS, 2014, 3
  • [46] Efficient Loop Scheduling for Chip Multiprocessors with Non-Volatile Main Memory
    Du, Jiayi
    Wang, Yan
    Zhuge, Qingfeng
    Hu, Jingtong
    Sha, Edwin H. -M.
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2013, 71 (03): : 261 - 273
  • [47] WET: Write Efficient Loop Tiling for Non-Volatile Main Memory
    Alshboul, Mohammad
    Tuck, James
    Solihin, Yan
    PROCEEDINGS OF THE 2020 57TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2020,
  • [48] Efficient Loop Scheduling for Chip Multiprocessors with Non-Volatile Main Memory
    Jiayi Du
    Yan Wang
    Qingfeng Zhuge
    Jingtong Hu
    Edwin H. -M. Sha
    Journal of Signal Processing Systems, 2013, 71 : 261 - 273
  • [49] Memory-Aware Management for Heterogeneous Main Memory using an Optimization of the Aging Paging Algorithm
    Oren, Gal
    Barenboim, Leonid
    Amar, Lior
    PROCEEDINGS OF 45TH INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING WORKSHOPS (ICPPW 2016), 2016, : 98 - 105
  • [50] CAUSE: Critical Application Usage-Aware Memory System using Non-volatile Memory for Mobile Devices
    Kim, Yeseong
    Imani, Mohsen
    Patil, Shruti
    Rosing, Tajana S.
    2015 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2015, : 690 - 696