Evaluation of Cache Coherence Protocols on Multi-Core Systems with Linear Workloads

被引:0
|
作者
Jang, Yong J. [1 ]
Ro, Won W. [1 ]
机构
[1] Yonsei Univ, Sch Elect & Elect Engn, Seoul 120749, South Korea
关键词
Multi-core; cache coherence protocol; parallel matrix mulitplication; directory coherence; token coherence;
D O I
10.1109/CCCM.2009.5267596
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
Cache coherence protocols are major factors in achieving high performance through thread-level parallelism on multi-core systems. Among them, the token coherence protocol is the most efficient cache coherence protocol in maintaining the memory consistency. We used linear workloads such as parallel matrix multiplication to evaluate the token coherence protocol against the directory coherence protocol using GEMS on Simics. The experimental results demonstrate that the token coherence protocol is a more flexible framework than the directory coherence protocol on multi-core systems because it can provide improved performance and reduced complexity. Moreover, we established the relationship between the shared cache size and total performance.
引用
收藏
页码:342 / 345
页数:4
相关论文
共 50 条
  • [21] Page Reusability-Based Cache Partitioning for Multi-Core Systems
    Park, Jiwoong
    Yeom, Heonyoung
    Son, Yongseok
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2020, 69 (06) : 812 - 818
  • [22] CaPPS: cache partitioning with partial sharing for multi-core embedded systems
    Wei Zang
    Ann Gordon-Ross
    [J]. Design Automation for Embedded Systems, 2016, 20 : 65 - 92
  • [23] Performance Evaluation of LAMMPS on Multi-core Systems
    Cha, Kwangho
    [J]. 2013 IEEE 15TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS & 2013 IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND UBIQUITOUS COMPUTING (HPCC_EUC), 2013, : 812 - 819
  • [24] Understanding the Memory Behavior of Emerging Multi-core Workloads
    Lin, Junmin
    Chen, Yu
    Li, Wenlong
    Jaleel, Aamer
    Tang, Zhizhong
    [J]. EIGHTH INTERNATIONAL SYMPOSIUM ON PARALLEL AND DISTRIBUTED COMPUTING, PROCEEDINGS, 2009, : 153 - +
  • [25] A Cache Utility Monitor for Multi-core Processor
    Fang, Juan
    Cheng, Yan-Jin
    Cai, Min
    Chang, Ze-Qing
    [J]. PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATION AND SENSOR NETWORKS (WCSN 2016), 2016, 44 : 561 - 565
  • [26] Cache Efficiency and Scalability on Multi-core Architectures
    Mueller, Thomas
    Trinitis, Carsten
    Smajic, Jasmin
    [J]. PARALLEL COMPUTING TECHNOLOGIES, 2011, 6873 : 88 - +
  • [27] the Review of Cache Partitioning in Multi-core Processor
    Li, Shuo
    Xu, Gaochao
    Dong, Yushuang
    Wu, Feng
    [J]. ADVANCED MEASUREMENT AND TEST, PARTS 1 AND 2, 2010, 439-440 : 1223 - +
  • [28] Directory cache design for multi-core processor
    State Key Laboratory of High-End Server & Storage Technology , Beijing
    100085, China
    [J]. Jisuanji Yanjiu yu Fazhan, 6 (1242-1253):
  • [29] Analytical Modeling the Multi-Core Shared Cache Behavior With Considerations of Data-Sharing and Coherence
    Ling, Ming
    Lu, Xiaoqian
    Wang, Guangmin
    Ge, Jiancong
    [J]. IEEE ACCESS, 2021, 9 : 17728 - 17743
  • [30] On Cache Timing Attacks Considering Multi-core Aspects in Virtualized Embedded Systems
    Weiss, Michael
    Weggenmann, Benjamin
    August, Moritz
    Sigl, Georg
    [J]. TRUSTED SYSTEMS, INTRUST 2014, 2015, 9473 : 151 - 167