A hybrid DAC switching technique for SAR ADCs

被引:0
|
作者
Srinivasan, Sharath R. [1 ]
Balsara, Poras T. [1 ]
机构
[1] Univ Texas Dallas, Dept Elect Engn, Richardson, TX 75080 USA
关键词
Successive-Approximation Register (SAR); Analog-to-Digital Converter (ADC); Variable-Resolution; Capacitive Digital-to-Analog Converter (CDAC); Switching-Energy; SCHEME; CMOS;
D O I
10.1007/s10470-017-0974-7
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In recent years, the area of Wireless Sensor Networks has seen a tremendous growth and is instrumental in a multitude of applications ranging from health monitoring to geo fencing. Analog-to-Digital Converters (ADCs) are vital to any low-cost, energy-efficient sensor node in that they convert the sensed signal into its digital counterpart, which is then used processed by the digital circuitry. In this paper, a Capacitive Digital-to-Analog Converter (CDAC) switching technique is proposed that is aimed toward the design of an energy-efficient ADC. The presented switching technique is more energy-efficient than the traditional CDAC architecture. Besides its energy efficiency, the technique reduces the overall size of the CDAC and its settling time. Theoretical analysis has been presented along with detailed simulation results as a proof of concept.
引用
收藏
页码:179 / 187
页数:9
相关论文
共 50 条
  • [31] Energy-efficient spread second capacitor capacitive-DAC for SAR ADCs
    Lee, Sung-min
    Kim, Ju Eon
    Yoon, Dong-Hyun
    Baek, Kwang-Hyun
    2016 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2016, : 117 - 118
  • [32] A charge sharing-based switching scheme for SAR ADCs
    Akbari, Meysam
    Hashemipour, Omid
    Nazari, Masoud
    Moradi, Farshad
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2019, 47 (07) : 1188 - 1198
  • [33] Small-Area SAR ADCs With a Compact Unit-Length DAC Layout
    Li, Hanyue
    Shen, Yuting
    Cantatore, Eugenio
    Harpe, Pieter
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (10) : 4038 - 4042
  • [34] Studying DAC Capacitor-Array Degradation in Charge-Redistribution SAR ADCs
    Khan, Muhammad Aamir
    Kerkhoff, Hans G.
    PROCEEDINGS OF THE 2014 IEEE 17TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2014, : 15 - 20
  • [35] A Row-Column Accessed Dynamic Element Matching DAC Architecture for SAR ADCs
    Kilic, Mustafa
    Ergunay, Selman
    Leblebici, Yusuf
    2018 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS): NORCHIP AND INTERNATIONAL SYMPOSIUM OF SYSTEM-ON-CHIP (SOC), 2018,
  • [36] A New Capacitor Mismatch Calibration Technique for SAR ADCs
    Peng, Xizhu
    Fu, Tujian
    Bao, Qingqing
    Peng, Chuanwei
    Zhuang, Haoyu
    Tang, He
    2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 752 - 755
  • [37] A Hybrid Design Automation Tool for SAR ADCs in IoT
    Ding, Ming
    Harpe, Pieter
    Chen, Guibin
    Busze, Benjamin
    Liu, Yao-Hong
    Bachmann, Christian
    Philips, Kathleen
    van Roermund, Arthur
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2018, 26 (12) : 2853 - 2862
  • [38] Ultra Low Energy Reduced Switching DAC for SAR ADC
    Vohra, Japesh
    Hande, Vinayak
    2019 32ND INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2019 18TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2019, : 31 - +
  • [39] High energy-efficient partial floating capacitor array DAC scheme for SAR ADCs
    Jin Zhang
    Zhangming Zhu
    Analog Integrated Circuits and Signal Processing, 2018, 94 : 171 - 175
  • [40] A Systematic Approach to Determining the Weights of the Capacitors in the DAC of a Non-binary Redundant SAR ADCs
    Kulkarni, Uma Mukund
    Parikh, Chetan
    Sen, Subhajit
    2018 31ST INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2018 17TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID & ES), 2018, : 1 - 6