Charge Trapping Mechanism Leading to Sub-60-mV/decade-Swing FETs

被引:35
|
作者
Daus, Alwin [1 ]
Vogt, Christian [1 ]
Munzenrieder, Niko [1 ,2 ]
Petti, Luisa [1 ]
Knobelspies, Stefan [1 ]
Cantarella, Giuseppe [1 ]
Luisier, Mathieu [3 ]
Salvatore, Giovanni A. [1 ]
Troster, Gerhard [1 ]
机构
[1] ETH, Elect Lab, CH-8092 Zurich, Switzerland
[2] Univ Sussex, Sensor Technol Res Ctr, Dept Engn & Design, Brighton BN1 9QT, E Sussex, England
[3] ETH, Integrated Syst Lab, CH-8092 Zurich, Switzerland
基金
瑞士国家科学基金会;
关键词
Charge trapping; FET; negative capacitance (NC); subthreshold swing (SS); thin-films; NEGATIVE CAPACITANCE; TEMPERATURE; TRANSISTORS; BEHAVIOR; DIODE;
D O I
10.1109/TED.2017.2703914
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, we present a novel method to reduce the subthreshold swing (SS) of FETs below 60 mV/decade. Through modeling, we directly relate trap charge movement between the gate electrode and the gate dielectric to SS reduction. We experimentally investigate the impact of charge exchange between a Cu gate electrode and a 5-nm-thick amorphous Al2O3 gate dielectric in an InGaZnO4 thin-film transistor. Positive trap charges are generated inside the gate dielectric while the semiconductor is in accumulation. During the subsequent detrapping, the SS diminishes to a minimum value of 46 mV/decade at room temperature. Furthermore, we relate the charge trapping/detrapping effects to a negative capacitance behavior of the Cu/Al2O3 metal-insulator structure.
引用
收藏
页码:2789 / 2796
页数:8
相关论文
共 50 条
  • [41] Sub-60 mV/decade Switching via Hot Electron Transfer in Nanoscale GaN HEMTs
    Cui, Peng
    Lin, Guangyang
    Zhang, Jie
    Zeng, Yuping
    IEEE ELECTRON DEVICE LETTERS, 2020, 41 (08) : 1185 - 1188
  • [42] Proposal for a Negative Capacitance Vacuum Field Effect Transistors with sub-60mV/dec Subthreshold Swing
    Hernandez, N.
    Cahay, M.
    Ludwick, J.
    Back, T.
    2021 34TH INTERNATIONAL VACUUM NANOELECTRONICS CONFERENCE (IVNC), 2021, : 99 - 100
  • [43] Experimental observation of voltage amplification using negative capacitance for sub-60mV/decade CMOS devices
    Jo, Jaesung
    Shin, Changhwan
    CURRENT APPLIED PHYSICS, 2015, 15 (03) : 352 - 355
  • [44] Low Power 1T DRAM/NVM Versatile Memory Featuring Steep Sub-60-mV/decade Operation, Fast 20-ns Speed, and Robust 85°C-Extrapolated 1016 Endurance
    Chiu, Yu-Chien
    Cheng, Chun-Hu
    Chang, Chun-Yen
    Lee, Min-Hung
    Hsu, Hsiao-Hsuan
    Yen, Shiang-Shiou
    2015 SYMPOSIUM ON VLSI TECHNOLOGY (VLSI TECHNOLOGY), 2015,
  • [45] Sustained Sub-60 mV/decade Switching via the Negative Capacitance Effect in MoS2 Transistors
    McGuire, Felicia A.
    Lin, Yuh-Chen
    Price, Katherine
    Rayner, G. Bruce
    Khandelwal, Sourabh
    Salahuddin, Sayeef
    Franklin, Aaron D.
    NANO LETTERS, 2017, 17 (08) : 4801 - 4806
  • [46] Negative capacitance silicon nanotube FET: a subthreshold modeling exploration of sub-60 mV/decade swing, negative drain-induced barrier lowering, and threshold voltage roll-off
    Moparthi, Sandeep
    Tiwari, Pramod Kumar
    Saramekala, Gopi Krishna
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2023, 22 (01) : 250 - 259
  • [47] Negative capacitance silicon nanotube FET: a subthreshold modeling exploration of sub-60 mV/decade swing, negative drain-induced barrier lowering, and threshold voltage roll-off
    Sandeep Moparthi
    Pramod Kumar Tiwari
    Gopi Krishna Saramekala
    Journal of Computational Electronics, 2023, 22 : 250 - 259
  • [48] CMOS-Compatible Vertical-Silicon-Nanowire Gate-All-Around p-Type Tunneling FETs With ≤ 50-mV/decade Subthreshold Swing
    Gandhi, Ramanathan
    Chen, Zhixian
    Singh, Navab
    Banerjee, Kaustav
    Lee, Sungjoo
    IEEE ELECTRON DEVICE LETTERS, 2011, 32 (11) : 1504 - 1506
  • [49] Ge Nanowire FETs with HfZrOx Ferroelectric Gate Stack Exhibiting SS of Sub-60 mV/dec and Biasing Effects on Ferroelectric Reliability
    Su, C. -J.
    Hong, T. -C.
    Tsou, Y. -C.
    Hou, F. -J.
    Sung, P. -J.
    Yeh, M. -S.
    Wan, C. -C.
    Kao, K. -H.
    Tang, Y. -T.
    Chiu, C. -H.
    Wang, C. -J.
    Chung, S. -T.
    You, T. -Y.
    Huang, Y. -C.
    Wu, C. -T.
    Lin, K. -L.
    Luo, G. -L.
    Huang, K. -P.
    Lee, Y. -J.
    Chao, T. -S.
    Wu, W. -F.
    Huang, G. -W.
    Shieh, J. -M.
    Yeh, W. -K.
    Wang, Y. -H.
    2017 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2017,
  • [50] AlGaN/GaN MIS-HEMT on Silicon with Steep Sub-threshold Swing < 60 mV/dec over 6 orders of drain current swing and relation to traps
    Song, Bo
    Zhu, Mingda
    Hu, Zongyang
    Qi, Meng
    Yan, X.
    Cao, Yu
    Kohn, Erhard
    Jena, Debdeep
    Xing, Huili Grace
    2014 IEEE SILICON NANOELECTRONICS WORKSHOP (SNW), 2014,