Best practice FPGA design for ASIC migration

被引：0
|
作者：
Modo, R
机构：
来源：
ELECTRONIC ENGINEERING | 1998年 / 70卷 / 854期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：71 / +
页数：3
相关论文
共 50 条
  • [21] AN ASIC PERSPECTIVE ON FPGA OPTIMIZATIONS
    Ehliar, Andreas
    Liu, Dake
    FPL: 2009 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2009, : 218 - 223
  • [22] Running an FPGA at ASIC speed
    Park, Edwin C.
    Won, Martin S.
    EDN, 2007, 52 (14) : 53 - +
  • [23] A hybrid ASIC and FPGA architecture
    Zuchowski, PS
    Reynolds, CB
    Grupp, RJ
    Davis, SG
    Cremen, B
    Troxel, B
    IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, 2002, : 187 - 194
  • [24] Running an FPGA at ASIC speed
    Texas Instruments, United States
    不详
    EDN, 2007, 14 (53-60)
  • [25] 从FPGA中的ASIC单元到ASIC中的FPGA单元
    Rodney Myrvaagnes
    今日电子, 2001, (10) : 26 - 27
  • [26] A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation
    Tiri, K
    Verbauwhede, I
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 246 - 251
  • [27] Design of Evaluation Board for Image Processing ASIC and VHDL Implementation of FPGA Interface
    Chaitra, M.
    Aravind, H. S.
    Shayanam, Anantha G. R.
    Bohara, Harish
    Shiak, Najeer Ahmmad
    Srividhya, S.
    2018 INTERNATIONAL CONFERENCE ON RECENT INNOVATIONS IN ELECTRICAL, ELECTRONICS & COMMUNICATION ENGINEERING (ICRIEECE 2018), 2018, : 1284 - 1288
  • [28] Example of best practice: inclusive design
    Chanicka, Jeewan
    Logan, Camille
    INTERCULTURAL EDUCATION, 2021, 32 (03) : 335 - 347
  • [29] BEST-OF-BREED ASIC DESIGN SOLUTIONS - BREAKING DOWN OLD WALLS
    GRANESE, P
    COMPUTER DESIGN, 1993, 32 (06): : A14 - &
  • [30] 论ASIC与FPGA之争
    韩俊刚
    计算机工程, 2004, (08) : 10 - 12
12345