Inductively-Powered Wireless Solid-State Drive (SSD) System with Merged Error Correction of High-Speed Non-Contact Data Links and NAND Flash Memory

被引：0
|
作者：
Kosuge, Atsutake [1 ]
Hashiba, Junki [1 ]
Kawajiri, Toru [1 ]
Hasegawa, So [1 ]
Shide, Tsunaaki [1 ]
Ishikuro, Hiroki [1 ]
Kuroda, Tadahiro [1 ]
Takeuchi, Ken [2 ]
机构：
[1] Keio Univ, Yokohama, Kanagawa 223, Japan
[2] Chuo Univ, Tokyo 112, Japan
来源：
2015 SYMPOSIUM ON VLSI CIRCUITS (VLSI CIRCUITS) | 2015年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents a wireless solid-state drive (SSD) system for future applications of large volume storage in mobile devices or data centers. The wireless interface in the developed system consists of an inductive-coupling power link with a fast transmitting power control and high-speed data links with transmission line couplers (TLCs). The wireless power link can deliver 1W from the host side to the SSD side. The full duplex wireless data interface achieved raw data rate of 1.6Gbps/link. The error correction block for NAND flash memory system can also correct the error in wireless data links. The data link has tolerance to the interference from the power link, and both the data and power links show the waterproof property of the system.
引用
收藏
页数：2
相关论文
共 8 条
  • [1] An Inductively Powered Wireless Solid-State Drive System With Merged Error Correction of High-Speed Wireless Data Links and NAND Flash Memories
    Kosuge, Atsutake
    Hashiba, Junki
    Kawajiri, Toru
    Hasegawa, So
    Shidei, Tsunaaki
    Ishikuro, Hiroki
    Kuroda, Tadahiro
    Takeuchi, Ken
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2016, 51 (04) : 1041 - 1050
  • [2] Novel co-design of NAND flash memory and NAND flash controller circuits sub-30nm low-power high-speed Solid-State Drives (SSD)
    Takeuchi, Ken
    2008 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2008, : 124 - 125
  • [3] Novel Co-Design of NAND Flash Memory and NAND Flash Controller Circuits for Sub-30 nm Low-Power High-Speed Solid-State Drives (SSD)
    Takeuchi, Ken
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2009, 44 (04) : 1227 - 1234
  • [4] Novel co-design of NAND flash memory and NAND flash controller circuits for sub-30nm low-power high-speed Solid-State Drives (SSD)
    Takeuchi, Ken
    2008 IEEE SYMPOSIUM ON VLSI CIRCUITS, 2008, : 99 - 100
  • [5] Ferroelectric(Fe)-NAND Flash Memory with Non-volatile Page Buffer for Data Center Application Enterprise Solid-State Drives (SSD)
    Hatanaka, Teruyoshi
    Yajima, Ryoji
    Horiuchi, Takeshi
    Wang, Shouyu
    Zhang, Xizhen
    Takahashi, Mitsue
    Sakai, Shigeki
    Takeuchi, Ken
    2009 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2009, : 78 - 79
  • [6] System Performance Analysis of Bit-Alterable 3D NAND Flash Devices for High-Performance Solid-State Drive (SSD) Applications
    Chang, Hung-Sheng
    Lue, Hang-Ting
    Chang, Yuan-Hao
    Li, Hsiang-Pang
    Wang, Keh-Chung
    Lu, Chih-Yuan
    2018 IEEE 10TH INTERNATIONAL MEMORY WORKSHOP (IMW), 2018, : 175 - 178
  • [7] Ferroelectric (Fe)-NAND Flash Memory With Batch Write Algorithm and Smart Data Store to the Nonvolatile Page Buffer for Data Center Application High-Speed and Highly Reliable Enterprise Solid-State Drives
    Hatanaka, Teruyoshi
    Yajima, Ryoji
    Horiuchi, Takeshi
    Wang, Shouyu
    Zhang, Xizhen
    Takahashi, Mitsue
    Sakai, Shigeki
    Takeuchi, Ken
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (10) : 2156 - 2164
  • [8] System-Level Error Correction by Read-Disturb Error Model of 1Xnm TLC NAND Flash Memory for Read-Intensive Enterprise Solid-State Drives (SSDs)
    Deguchi, Yoshiaki
    Tokutomi, Tsukasa
    Takeuchi, Ken
    2016 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2016,
1