共 50 条
- [42] A Link Arbitration Scheme for Quality of Service in a Latency-Optimized Network-on-Chip [J]. DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 574 - 577
- [43] RARR: Reverse Anchored Round-Robin for Link Scheduling in Network-on-Chip [J]. 2008 INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS SYMPOSIA, PROCEEDINGS, 2008, : 318 - 323
- [44] Introducing the SuperGT network-on-chip [J]. 2007 44TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2007, : 116 - +
- [45] An Approximate Multiplane Network-on-Chip [J]. PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020), 2020, : 234 - 239
- [46] DCFNoC: A Delayed Conflict-Free Time Division Multiplexing Network on Chip [J]. PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2019,
- [48] On the design of a photonic network-on-chip [J]. NOCS 2007: FIRST INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, 2007, : 53 - +
- [50] VERSAL NETWORK-on-CHIP (NoC) [J]. 2019 IEEE SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS (HOTI 2019), 2019, : 13 - 17