共 50 条
- [2] Interfacing Hardware Accelerators to a Time-Division Multiplexing Network-on-Chip [J]. 2015 NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS) - NORCHIP & INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP (SOC), 2015,
- [3] Fault-Tolerant Network Interface for Spatial Division Multiplexing Based Network-on-Chip [J]. 2012 7TH INTERNATIONAL WORKSHOP ON RECONFIGURABLE AND COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2012,
- [4] Research on test scheduling of three dimensional network-on-chip with bandwidth division multiplexing [J]. Yi Qi Yi Biao Xue Bao/Chinese Journal of Scientific Instrument, 2015, 36 (09): : 2120 - 2128
- [5] Fiber-Chip Link via Mode Division Multiplexing [J]. IEEE PHOTONICS TECHNOLOGY LETTERS, 2023, 35 (19) : 1071 - 1074
- [7] Efficient link capacity and QoS design for network-on-chip [J]. 2006 DESIGN AUTOMATION AND TEST IN EUROPE, VOLS 1-3, PROCEEDINGS, 2006, : 7 - +
- [8] A Spare Link based Reliable Network-on-Chip Design [J]. 18TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST, 2014,
- [9] A mesochronous physical link architecture for network-on-chip interconnects [J]. 2007 PH.D RESEARCH IN MICROELECTRONICS AND ELECTRONICS, 2007, : 29 - +
- [10] A Dynamic Link-Width Optimization for Network-on-Chip [J]. 2011 IEEE 17TH INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA 2011), VOL 2, 2011, : 106 - 108