共 50 条
- [41] Square Deviation Based Symbol-Level Selection for Virtual Full-Duplex Relaying Networks PROCEEDINGS OF THE 2017 8TH INTERNATIONAL CONFERENCE ON THE NETWORK OF THE FUTURE (NOF), 2017, : 165 - 170
- [44] Supporting Highly-Decoupled Thread-Level Redundancy for Parallel Programs 2008 IEEE 14TH INTERNATIONAL SYMPOSIUM ON HIGH PEFORMANCE COMPUTER ARCHITECTURE, 2008, : 363 - 374
- [45] Communication network structure of digital substation based on parallel redundancy Dianli Zidonghua Shebei/Electric Power Automation Equipment, 2011, 31 (01): : 105 - 108
- [47] Design of Massive MU-MIMO Symbol-Level Precoding With Low-Resolution DACs via ADMM IEEE SYSTEMS JOURNAL, 2024, 18 (01): : 539 - 550
- [48] A symbol-level FDE and spread-spectrum mode design for multi-code multiple access systems 2008 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, PROCEEDINGS, VOLS 1-13, 2008, : 4337 - 4341
- [50] Verilog HDL Methodology for Redundancy in Digital Circuits Targeting FPGA Technology For Highly Reliable Applications PROCEEDINGS OF 2010 IEEE INTERNATIONAL CONFERENCE ON AUTOMATION, QUALITY AND TESTING, ROBOTICS (AQTR 2010), VOLS. 1-3, 2010,