Design of highly parallel linear digital circuits based on symbol-level redundancy

被引:2
|
作者
Nakajima, M [1 ]
Kameyama, M [1 ]
机构
[1] TOHOKU UNIV,GRAD SCH INFORMAT SCI,DEPT MATH & COMP SCI,AOBA KU,SENDAI,MIYAGI 98077,JAPAN
关键词
D O I
10.1109/ISMVL.1996.508344
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
引用
收藏
页码:104 / 109
页数:6
相关论文
共 50 条
  • [41] Square Deviation Based Symbol-Level Selection for Virtual Full-Duplex Relaying Networks
    Hou, Jiancao
    Narayanan, Sandeep
    Yi, Na
    Ma, Yi
    Shikh-Bahaei, Mohammad
    PROCEEDINGS OF THE 2017 8TH INTERNATIONAL CONFERENCE ON THE NETWORK OF THE FUTURE (NOF), 2017, : 165 - 170
  • [42] Energy-Efficient Symbol-Level Precoding in Multiuser MISO Based on Relaxed Detection Region
    Alodeh, Maha
    Chatzinotas, Symeon
    Ottersten, Bjorn
    IEEE TRANSACTIONS ON WIRELESS COMMUNICATIONS, 2016, 15 (05) : 3755 - 3767
  • [43] Phase response constrained symbol-level waveform design for dual-functional radar-communication systems
    Zhang, Tingxiao
    Zhao, Yongbo
    Liu, Donghe
    ELECTRONICS LETTERS, 2024, 60 (13)
  • [44] Supporting Highly-Decoupled Thread-Level Redundancy for Parallel Programs
    Rashid, M. Wasiur
    Huang, Michael C.
    2008 IEEE 14TH INTERNATIONAL SYMPOSIUM ON HIGH PEFORMANCE COMPUTER ARCHITECTURE, 2008, : 363 - 374
  • [45] Communication network structure of digital substation based on parallel redundancy
    Chen, Yuanzi
    Xu, Xidong
    Dianli Zidonghua Shebei/Electric Power Automation Equipment, 2011, 31 (01): : 105 - 108
  • [46] DESIGN LINEAR CIRCUITS THAT SERVE DIGITAL SYSTEM NEEDS
    WILLIAMS, J
    EDN, 1989, 34 (09) : 165 - &
  • [47] Design of Massive MU-MIMO Symbol-Level Precoding With Low-Resolution DACs via ADMM
    Liang, Rui
    Li, Hui
    Xue, Guodong
    IEEE SYSTEMS JOURNAL, 2024, 18 (01): : 539 - 550
  • [48] A symbol-level FDE and spread-spectrum mode design for multi-code multiple access systems
    Liu, Tingting
    Yang, Chenyang
    2008 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, PROCEEDINGS, VOLS 1-13, 2008, : 4337 - 4341
  • [49] ADMM Based Symbol-Level Precoding for MU-MISO Downlink With Low-Resolution DACs
    Li, Xiang
    Dang, Jian
    Zhang, Zaichen
    IEEE COMMUNICATIONS LETTERS, 2022, 26 (12) : 2974 - 2978
  • [50] Verilog HDL Methodology for Redundancy in Digital Circuits Targeting FPGA Technology For Highly Reliable Applications
    Radu, M. E.
    Dabacan, M. A.
    PROCEEDINGS OF 2010 IEEE INTERNATIONAL CONFERENCE ON AUTOMATION, QUALITY AND TESTING, ROBOTICS (AQTR 2010), VOLS. 1-3, 2010,