Ultra high-frequency characterization of high-density 3D module

被引:1
|
作者
Mäntysalo, M [1 ]
Tanskanen, J [1 ]
Ristolainen, EO [1 ]
机构
[1] Tampere Univ Technol, Inst Elect, FIN-33101 Tampere, Finland
关键词
D O I
10.1109/ECTC.2004.1319345
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Signal integrity issues are a great concern in electronic design when higher clock frequencies and higher transmission data rates are needed. Reduced line width, flip chip (FC) technology, and chip scale packaging (CSP) increase wiring density on a circuit board. All available space on a two-dimensional (2D) circuit board is already intelligently used and designers have to find other possibilities to answer market needs. With three-dimensional (3D) packaging technology it is possible to achieve a much smaller package size and weight and a higher integration rate than with planar technology. Increased frequency and shorter distances force us to take into account parasitic effects and interconnections when we design a high-performance device. Parasitic components may cause reflection, distortion, and signal delays. Therefore, accurate models for interconnections, packages, and components are needed for the simulation of applications with high performance. This paper focuses on electrical characterization of vertical interconnection in a stacked 3D structure. High-frequency response of the vertical interconnection is studied with 3D full-wave software. A high-frequency test module was manufactured and measured. The correlation between simulations and experimental results is analyzed. Finally, we propose an equivalent circuit model for the solder-plated polymer ball used in vertical interconnection.
引用
收藏
页码:242 / 247
页数:6
相关论文
共 50 条
  • [41] 3D Packaging Technology to Realize Miniaturization/High-Density and High-Performance Servers
    Kitada, Hideki
    Akamatsu, Toshiya
    Ishitsuka, Takeshi
    Sakuyama, Seiki
    FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 2017, 53 (02): : 15 - 22
  • [42] High-density 3-D storage
    不详
    AVIATION WEEK & SPACE TECHNOLOGY, 1996, 145 (15): : 67 - 67
  • [43] Ultra-High Density 3D SRAM Cell Designs for Monolithic 3D Integration
    Liu, Chang
    Lim, Sung Kyu
    2012 IEEE INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE (IITC), 2012,
  • [44] ULTRA HIGH-DENSITY DATA RECORDING
    WATKINSON, JR
    WIRELESS WORLD, 1983, 89 (1566): : 47 - 50
  • [45] Vessel Segmentation in High-Frequency 2D/3D Ultrasound Images
    Chaniot, Johan
    Sciolla, Bruno
    Delachartre, Philippe
    Dambry, Thibaut
    Guibert, Benoit
    2016 IEEE INTERNATIONAL ULTRASONICS SYMPOSIUM (IUS), 2016,
  • [46] Profile-free copper foil for high-density packaging substrates and high-frequency applications
    Ogawa, N
    Onozeki, H
    Moriike, N
    Tanabe, T
    Kumakura, T
    55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 457 - 461
  • [47] DESIGN AND FABRICATION OF A MONOLITHIC HIGH-DENSITY PROBE CARD FOR HIGH-FREQUENCY ON-WAFER TESTING
    HONG, S
    LEE, K
    BRAVMAN, JC
    1989 INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST, 1989, : 289 - 292
  • [48] Minimizing passive components in high-frequency high-density AC active voltage source converters
    Lai, Rixin
    Wang, Fred
    Pei, Yunqing
    Burgos, Rolando
    Dushan, Boroyevich
    2007 IEEE POWER ELECTRONICS SPECIALISTS CONFERENCE, VOLS 1-6, 2007, : 672 - 677
  • [49] Fabrication and Integration of Ultrathin, High-Density, High-Frequency Ta Capacitors on Silicon for Power Modules
    Chakraborti, Parthasarathi
    Neuhart, Nathan
    Sharma, Himani
    Raj, P. M.
    Tummala, Rao R.
    Rataj, Kamil-Paul
    Schnitter, Christoph
    Gandhi, Saumya
    Stepniak, Frank
    Romig, Matt
    Lollis, Naomi
    2016 IEEE 66TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2016, : 1958 - 1963
  • [50] Neurocube: A Programmable Digital Neuromorphic Architecture with High-Density 3D Memory
    Kim, Duckhwan
    Kung, Jaeha
    Chai, Sek
    Yalamanchili, Sudhakar
    Mukhopadhyay, Saibal
    2016 ACM/IEEE 43RD ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), 2016, : 380 - 392