Hazard-Based Detection Conditions for Improved Transition Fault Coverage of Functional Test Sequences

被引:3
|
作者
Pomeranz, Irith [1 ]
Reddy, Sudhakar M. [2 ]
机构
[1] Purdue Univ, Sch Elect & Comp Eng, W Lafayette, IN 47907 USA
[2] Univ Iowa, Dept Elect & Comp Engn, Iowa City, IA 52242 USA
来源
IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE VLSI SYSTEMS, PROCEEDINGS | 2009年
关键词
D O I
10.1109/DFT.2009.11
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
It was shown earlier that simulation of a transition fault under a test may indicate that the fault is detected by the test only if detection conditions referred to as hazard-based detection conditions are considered. The hazard-based detection conditions were applied to fault simulation and test generation for transition faults under scan-based tests. In this case, the increase in fault coverage due to the use of the hazard-based detection conditions for test generation may imply that redundant transition faults are detected. Functional test sequences are applied to the primary inputs of the circuit in functional mode. In this case, if a fault is detected due to the use of the hazard-based detection conditions, the fault is guaranteed to be irredundant. Motivated by this observation we study the use of the hazard-based detection conditions for the simulation and generation of functional test sequences.
引用
收藏
页码:358 / +
页数:3
相关论文
共 50 条
  • [21] Test Set Customization for Improved Fault Diagnosis without Sacrificing Coverage
    Nuthakki, Srinivasa Shashank
    Chattopadhyay, Santanu
    Chakraborty, Mrityunjoy
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 1574 - 1577
  • [22] A Novel Test Application Scheme for High Transition Fault Coverage and Low Test Cost
    Chen, Zhen
    Xiang, Dong
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2010, 29 (06) : 966 - 976
  • [23] RTL DFT Techniques to Enhance Defect Coverage for Functional Test Sequences
    Fang, Hongxia
    Chakrabarty, Krishnendu
    Fujiwara, Hideo
    2009 IEEE INTERNATIONAL HIGH LEVEL DESIGN VALIDATION AND TEST WORKSHOP, 2009, : 160 - +
  • [24] RTL DFT Techniques to Enhance Defect Coverage for Functional Test Sequences
    Hongxia Fang
    Krishnendu Chakrabarty
    Hideo Fujiwara
    Journal of Electronic Testing, 2010, 26 : 151 - 164
  • [25] RTL DFT Techniques to Enhance Defect Coverage for Functional Test Sequences
    Fang, Hongxia
    Chakrabarty, Krishnendu
    Fujiwara, Hideo
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2010, 26 (02): : 151 - 164
  • [26] Improving the Functional Test Delay Fault Coverage: A Microprocessor Case Study
    Touati, A.
    Bosio, A.
    Girard, P.
    Virazel, A.
    Bernardi, P.
    Reorda, M. Sonza
    2016 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2016, : 731 - 736
  • [27] Detection of Defects Using Fault Model Oriented Test Sequences
    M. Renovell
    F. Azaïs
    Y. Bertrand
    Journal of Electronic Testing, 1999, 14 : 13 - 22
  • [28] Detection of defects using fault model oriented test sequences
    Renovell, M
    Azaïs, F
    Bertrand, Y
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1999, 14 (1-2): : 13 - 22
  • [29] FDPIC: Generation of Functional Test Sequences Based on Fault-Dependent Primary Input Cubes
    Pomeranz, Irith
    2014 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2014, : 309 - 314
  • [30] Detection of defects using fault model oriented test sequences
    Renovell, Michel
    Azaïs, Florence
    Bertrand, Yves
    Journal of Electronic Testing: Theory and Applications (JETTA), 1999, 14 (01): : 13 - 22