A New 21-Level Asymmetrical Multilevel Inverter Topology with Different PWM Techniques

被引：0
|
作者：
Agrawal, Nikhil [1 ]
Bansal, Praveen [1 ]
机构：
[1] Madhav Inst Sci & Technol, Dept Elect Engn, Gwalior, India
来源：
2017 RECENT DEVELOPMENTS IN CONTROL, AUTOMATION AND POWER ENGINEERING (RDCAPE) | 2017年
关键词：
H- bridge multilevel inverter; Total harmonic Distortion (THD); Pulse width modulation (PWM);
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents an asymmetrical multilevel inverter topology with Different PWM techniques. This paper used one cell of conventional cascade H- Bridge Multilevel inverter structure with additional switch and voltage source to obtain high voltage leveL The aim of this paper to enhance the voltage level at the output with using less switch. To improve the output voltage harmonic spectrum, the pulse width modulation (PWM) techniques used. The advantage of this proposed topology to reduce the circuit complexity and total harmonic distortion. The results of proposed 21-Level Asymmetrical multilevel Inverter are shown using MATLAB/SIMULINK software.
引用
收藏
页码：224 / 229
页数：6
相关论文
共 50 条
  • [1] Design and Analysis of a New 31-Level Asymmetrical Multilevel Inverter Topology with Different PWM Techniques
    Gupta, Shubham Kumar
    Rathore, Kuldeep
    Bansal, Praveen
    [J]. 3RD INTERNATIONAL CONFERENCE ON INNOVATIVE APPLICATIONS OF COMPUTATIONAL INTELLIGENCE ON POWER, ENERGY AND CONTROLS WITH THEIR IMPACT ON HUMANITY (CIPECH-18), 2018, : 194 - 199
  • [2] A NOVEL FAULT-TOLERANT ASYMMETRICAL 21-LEVEL INVERTER TOPOLOGY WITH REDUCED COMPONENTS
    Ragul, Duraisamy
    Thiyagarajan, Venkatraman
    [J]. REVUE ROUMAINE DES SCIENCES TECHNIQUES-SERIE ELECTROTECHNIQUE ET ENERGETIQUE, 2023, 68 (02): : 200 - 205
  • [3] Asymmetrical 21-level inverter topology with minimum variety of dc sources and reduced component counts
    Bin Arif, M. Saad
    Mustafa, Uvais
    Ahmad, Shahbaz
    Bin Ayob, Shahrin
    Ashique, Ratil Hasnat
    Tayyab, Mohammad
    [J]. INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2023, 51 (04) : 1697 - 1718
  • [4] A Hybrid Novel Cascaded Asymmetrical 21-level Inverter with Reduced Switches
    Das, Madan Kumar
    Chauhan, Sandeep Singh
    Buduma, Parusharamulu
    Jana, Kartick Chandra
    Ishara, Sukumar
    [J]. 2020 3RD INTERNATIONAL CONFERENCE ON ENERGY, POWER AND ENVIRONMENT: TOWARDS CLEAN ENERGY TECHNOLOGIES (ICEPE 2020), 2021,
  • [5] Asymmetrical Multilevel Inverter Topology
    Chappa, Anilkumar
    Seethala, Gowthami
    Donpeudi, Sudha Rani
    [J]. 2022 IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, DRIVES AND ENERGY SYSTEMS, PEDES, 2022,
  • [6] A 21-Level Bipolar Single-Phase Modular Multilevel Inverter
    Sabyasachi, Sidharth
    Borghate, Vijay B.
    Maddugari, Santosh Kumar
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2020, 29 (01)
  • [7] Design of a 21-level multilevel inverter with minimum number of devices count
    Karakilic, Murat
    Hatas, Hasan
    Almali, M. Nuri
    [J]. INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2023, 51 (12) : 5705 - 5723
  • [8] Systematic approach to improve performance of asymmetrical 21-level inverter with fewer components
    Das, Madan Kumar
    Mahish, Priyatosh
    Buduma, Parusharamulu
    Mishra, Sukumar
    [J]. INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2024,
  • [9] 27 Level/IGBT Asymmetrical Multilevel Inverter Using PWM for Locomotives
    Vinodhini, J. Suganthi
    Babu, R. Samuel Rajesh
    [J]. 2016 SECOND INTERNATIONAL CONFERENCE ON SCIENCE TECHNOLOGY ENGINEERING AND MANAGEMENT (ICONSTEM), 2016, : 493 - 496
  • [10] A Novel Symmetrical Multilevel Inverter Topology with Reduced Switching Devices Using Different PWM Techniques
    Kumar, Abhishek
    Bansal, Praveen
    [J]. 2015 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, SIGNALS, COMMUNICATION AND OPTIMIZATION (EESCO), 2015,
12345