An RLDRAM II implementation of a 10Gbps shared packet buffer for network processing

被引：0

作者：

Toal, Ciaran ^{[1
]}

Burns, Dwayne ^{[1
]}

McLaughlin, Kieran ^{[1
]}

Sezer, Sakir ^{[1
]}

O'Kane, Stephen ^{[1
]}

机构：

[1] Queens Univ Belfast, Inst ECIT, Belfast BT7 1NN, Antrim, North Ireland

来源：

NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, PROCEEDINGS | 2007年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper presents the design and implementation of a fast shared packet buffer for throughput rates of at least 10Gbps using RLDRAM II memory. A complex packet buffer controller is implemented on an Altera FPGA and interfaced to the memory. Four RLDRAM II devices are combined to store the packet data and one RLDRAM II device is used to store a linked-list of the packet memory addresses which is maintained by the packet buffer controller. The architecture is pipelined and optimised to combat the latencies involved with RLDRAM II technologies to enable a high performance low cost packet buffer implementation.

引用

页码：613 / +

页数：2

共 37 条

[1] Achieving 10Gbps Network Processing: Are We There Yet?
Govindarajan, Priya
Makineni, Srihari
Newell, Donald
Iyer, Ravi
Huggahalli, Ram
Kumar, Amit
[J]. HIGH PERFORMANCE COMPUTING - HIPC 2008, PROCEEDINGS, 2008, 5374 : 518 - 528
[2] Design and implementation of a network processor based 10Gbps network traffic generator
Shah, Sanket
Bansod, Tularam M.
Singh, Amit
[J]. DISTRIBUTED COMPUTING AND NETWORKING, PROCEEDINGS, 2006, 4308 : 269 - 275
[3] A 10Gbps/port 8x8 shared bus switch with embedded DRAM hierarchical output buffer
Lee, K
Lee, SJ
Yoo, HJ
[J]. ESSCIRC 2003: PROCEEDINGS OF THE 29TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2003, : 461 - 464
[4] Network Monitoring Adaptor for 10Gbps Technology using FPGA
Martinek, Tomas
Korenek, Jan
Novotny, Jiri
[J]. CESNET CONFERENCE 2006: FIRST CESNET CONFERENCE ON ADVANCED COMMUNICATIONS AND GRIDS, 2006, : 143 - 150
[5] Burst mode 10Gbps optical header recovery and lookup processing for asynchronous variable-length 40Gbps optical packet switching
Poulsen, H. N.
Wolfson, D.
Rangarajan, S.
Blumenthal, D. J.
[J]. 2006 OPTICAL FIBER COMMUNICATION CONFERENCE/NATIONAL FIBER OPTIC ENGINEERS CONFERENCE, VOLS 1-6, 2006, : 2519 - 2521
[6] An FPGA-Based Change-Point Detection for 10Gbps Packet Stream
Iwata, Takuma
Nakamura, Kohei
Tokusashi, Yuta
Matsutani, Hiroki
[J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2019, E102D (12) : 2366 - 2376
[7] Shared Memory Buffer Management for Heterogeneous Packet Processing
Eugster, Patrick
Kogan, Kirill
Nikolenko, Sergey
Sirotkin, Alexander
[J]. 2014 IEEE 34TH INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING SYSTEMS (ICDCS 2014), 2014, : 471 - 480
[8] 10Gbps Bidirectional Transmission GPON Network Based on Single Fiber
Islam, Taifoor Ul
Hussain, Aftab
Ashraf, Syed Shees
[J]. 2015 INTERNATIONAL CONFERENCE ON EMERGING TECHNOLOGIES (ICET), 2015,
[9] 10Gbps 2-fiber ring network transmission system
Tanabe, T
Arai, S
Asakura, N
Chuzenji, T
Fukushima, M
[J]. NEC RESEARCH & DEVELOPMENT, 1999, 40 (03): : 361 - 365
[10] A 12.5Gbps half-rate CMOS CDR circuit for 10Gbps network applications
Takasoh, J
Yoshimura, T
Kondoh, H
Higashisaka, N
[J]. 2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2004, : 268 - 271

← 1 2 3 4 →