Innovative system-level design environment based on FORM for transport processing system

被引：2
|
作者：
Higuchi, K [1 ]
Shirakawa, K [1 ]
机构：
[1] NTT, Opt Network Syst Labs, Kanagawa 2390847, Japan
来源：
DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS | 1998年
关键词：
D O I：
10.1109/DATE.1998.655962
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper presents a system-level design environment for data transport processing systems. In this environment, designers can easily verify system behavior by formally defining data structures and their related actions, without considering derailed timing. In addition, the verified specification can be translated into synthesizable RTL descriptions by a dedicated RTL generator. Thus, using lower-level EDA tools, actual hardware can be obtained directly from a system-level specification.
引用
收藏
页码：883 / 890
页数：8
相关论文
共 50 条
  • [31] System-level design: Orthogonalization of concerns and platform-based design
    Keutzer, K
    Malik, S
    Newton, AR
    Rabaey, JM
    Sangiovanni-Vincentelli, A
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2000, 19 (12) : 1523 - 1543
  • [32] GPU-based Acceleration of System-level Design Tasks
    Bordoloi, Unmesh D.
    Chakraborty, Samarjit
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2010, 38 (3-4) : 225 - 253
  • [33] Efficient and Scalable OpenMP-based System-Level Design
    Cilardo, Alessandro
    Gallo, Luca
    Mazzeo, Antonino
    Mazzocca, Nicola
    DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 988 - 991
  • [34] An assertion-based verification methodology for system-level design
    Gharehbaghi, Amir Masoud
    Yaran, Benyamin Hamdin
    Hessabi, Shaahin
    Goudarzi, Maziar
    COMPUTERS & ELECTRICAL ENGINEERING, 2007, 33 (04) : 269 - 284
  • [35] GPU-based Acceleration of System-level Design Tasks
    Unmesh D. Bordoloi
    Samarjit Chakraborty
    International Journal of Parallel Programming, 2010, 38 : 225 - 253
  • [36] System-level tool upgrades for team-based design
    Ajluni, C
    ELECTRONIC DESIGN, 1997, 45 (02) : 121 - 122
  • [37] Introspection mechanisms for semi-formal verification in a system-level design environment
    Metzger, M.
    Bastien, F.
    Rousseau, F.
    Vachon, J.
    Aboulhamid, E. M.
    SEVENTEENTH IEEE INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, 2006, : 91 - +
  • [38] Towards a framework for system-level design of multiprocessor SoC platforms for media processing
    Chakraborty, S
    16th International Conference on Application-Specific Systems, Architecture and Processors, Proceedings, 2005, : 65 - 72
  • [39] A System-level Design of MapReduce-based Embedded Multiprocessor System-on-Chips
    Zhang, Huajuan
    Xiao, Hao
    Wu, Ning
    2016 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2016, : 337 - 338
  • [40] System-level co-design methodology based on platform design flow for system-on-chip
    Wen, Quan
    7TH INTERNATIONAL CONFERENCE ON COMPUTER-AIDED INDUSTRIAL DESIGN & CONCEPTUAL DESIGN, 2006, : 246 - 249
12345