FPL Demo: Logic Shrinkage: A Neural Architecture Search-Based Approach to FPGA Netlist Generation

被引:0
|
作者
Auffret, Marie [1 ]
Wang, Erwei [2 ]
Davis, James J. [1 ]
机构
[1] Imperial Coll London, Dept Elect & Elect Engn, London, England
[2] AMD, Mountain View, CA USA
关键词
D O I
10.1109/FPL57034.2022.00086
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
引用
收藏
页码:470 / 470
页数:1
相关论文
共 43 条
  • [41] A new optimization approach based on neural architecture search to enhance deep U-Net for efficient road segmentation
    Saeedizadeh, Narges
    Jalali, Seyed Mohammad Jafar
    Khan, Burhan
    Kebria, Parham Mohsenzadeh
    Mohamed, Shady
    KNOWLEDGE-BASED SYSTEMS, 2024, 296
  • [42] SFNAS-DDPG: A Biomass-Based Energy Hub Dynamic Scheduling Approach via Connecting Supervised Federated Neural Architecture Search and Deep Deterministic Policy Gradient
    Dolatabadi, Amirhossein
    Abdeltawab, Hussein
    Mohamed, Yasser Abdel-Rady I.
    IEEE ACCESS, 2024, 12 : 7674 - 7688
  • [43] Thermal Enhancement in the Ternary Hybrid Nanofluid (SiO2+Cu+MoS2/H2O) Symmetric Flow Past a Nonlinear Stretching Surface: A Hybrid Cuckoo Search-Based Artificial Neural Network Approach
    Ullah, Asad
    Waseem, Fuad A.
    Khan, Muhammad Imran
    Awwad, Fuad A.
    Ismail, Emad A. A.
    SYMMETRY-BASEL, 2023, 15 (08):