Efficient selective multicore prefetching under limited memory bandwidth

被引:3
|
作者
Selfa, Vicent [1 ]
Sahuquillo, Julio [1 ]
Gomez, Maria E. [1 ]
Gomez, Crispin [1 ]
机构
[1] Univ Politecn Valencia, Dept Comp Engn, Valencia, Spain
关键词
Multicore prefetching; Adaptive prefetching; Deactivation policies; Global feedback;
D O I
10.1016/j.jpdc.2018.05.002
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Current multicore systems implement multiple hardware prefetchers to tolerate long main memory latencies. However, memory bandwidth is a scarce shared resource which becomes critical with the increasing core count. To deal with this fact, recent works have focused on adaptive prefetchers, which control the prefetcher aggressiveness to regulate the main memory bandwidth consumption. Nevertheless, in limited bandwidth machines or under memory-hungry workloads, keeping active the prefetcher can damage the system performance and increase energy consumption. This paper introduces selective prefetching, where individual prefetchers are activated or deactivated to improve both main memory energy and performance, and proposes ADP, a prefetcher that deactivates local prefetchers in some cores when they present low performance and co-runners need additional bandwidth. Based on heuristics, an individual prefetcher is reactivated when performance enhancements are foreseen. Compared to a state-of-the-art adaptive prefetcher, ADP provides both performance and energy enhancements in limited memory bandwidth. (C) 2018 Elsevier Inc. All rights reserved.
引用
收藏
页码:32 / 43
页数:12
相关论文
共 50 条
  • [41] A Swift and Memory Efficient Hough Transform for Systems with Limited Fast Memory
    Khan, Muhammad U. K.
    Bais, Abdul
    Yahya, Khawaja M.
    Hassan, Ghulam M.
    Arshad, Rizwana
    IMAGE ANALYSIS AND RECOGNITION, PROCEEDINGS, 2009, 5627 : 297 - +
  • [42] A note on the essentiality of money under limited memory
    Wiseman, Thomas
    REVIEW OF ECONOMIC DYNAMICS, 2015, 18 (04) : 881 - 893
  • [43] Efficient Main-Memory Top-K Selection For Multicore Architectures
    Zois, Vasileios
    Tsotras, Vassilis J.
    Najjar, Walid A.
    PROCEEDINGS OF THE VLDB ENDOWMENT, 2019, 13 (02): : 114 - 127
  • [44] Efficient use of memory bandwidth to improve network processor throughput
    Hasan, J
    Chandra, S
    Vijaykumar, TN
    30TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, 2003, : 300 - 311
  • [45] A Pipelined Memory-Efficient Architecture for Face Detection and Tracking on a Multicore Environment
    Sudha, N.
    Chandrahas, Bharat
    2015 19TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2015,
  • [46] A memory-optimized visualization system for limited-bandwidth multiprocessing environments
    Law, A
    Yagel, R
    FOURTH INTERNATIONAL CONFERENCE ON HIGH-PERFORMANCE COMPUTING, PROCEEDINGS, 1997, : 60 - 65
  • [47] Efficient Bandwidth Regulation at Memory Controller for Mixed Criticality Applications
    Tsamis, George
    Kavvadias, Stamatis
    Papagrigoriou, Antonis
    Grammatikakis, Miltos D.
    Papadimitriou, Kyprianos
    2016 11TH INTERNATIONAL SYMPOSIUM ON RECONFIGURABLE COMMUNICATION-CENTRIC SYSTEMS-ON-CHIP (RECOSOC), 2016,
  • [48] A bandwidth and memory efficient MPEG-4 shape encoder
    Lee, KB
    Chang, NYC
    Chin, HY
    Hsu, HC
    Jen, CW
    ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 525 - 526
  • [49] Selective restart of threads for efficient thread-level speculation on multicore architecture
    Lee, Sungjae
    Lee, Inhwan
    IEICE ELECTRONICS EXPRESS, 2012, 9 (04): : 290 - 295
  • [50] A Memory Bandwidth-Efficient Hybrid Radix Sort on GPUs
    Stehle, Elias
    Jacobsen, Hans-Arno
    SIGMOD'17: PROCEEDINGS OF THE 2017 ACM INTERNATIONAL CONFERENCE ON MANAGEMENT OF DATA, 2017, : 417 - 432