ARXON: A Framework for Approximate Communication Over Photonic Networks-on-Chip

被引:9
|
作者
Sunny, Febin P. [1 ]
Mirza, Asif [1 ]
Thakkar, Ishan [2 ]
Nikdast, Mahdi [1 ]
Pasricha, Sudeep [1 ]
机构
[1] Colorado State Univ, Elect & Comp Engn Dept, Ft Collins, CO 80523 USA
[2] Univ Kentucky, Elect & Comp Engn Dept, Lexington, KY 40506 USA
基金
美国国家科学基金会;
关键词
Photonics; Waveguide lasers; Power lasers; Silicon; Computer architecture; Optical losses; Laser tuning; Approximate computing; energy-efficiency; multilevel signaling; silicon photonic networks-on-chip (PNoCs); CROSSTALK MITIGATION; PERFORMANCE;
D O I
10.1109/TVLSI.2021.3066990
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The approximate computing paradigm advocates for relaxing accuracy goals in applications to improve energy-efficiency and performance. Recently, this paradigm has been explored to improve the energy-efficiency of silicon photonic networks-on-chip (PNoCs). Silicon photonic interconnects suffer from high power dissipation because of laser sources, which generate carrier wavelengths, and tuning power required for regulating photonic devices under different uncertainties. In this article, we propose a framework called AppRoXimation framework for On-chip photonic Networks (ARXON) to reduce such power dissipation overhead by enabling intelligent and aggressive approximation during communication over silicon photonic links in PNoCs. Our framework reduces laser and tuning-power overhead while intelligently approximating communication, such that application output quality is not distorted beyond an acceptable limit. Simulation results show that our framework can achieve up to 56.4% lower laser power consumption and up to 23.8% better energy-efficiency than the best-known prior work on approximate communication with silicon photonic interconnects and for the same application output quality.
引用
收藏
页码:1206 / 1219
页数:14
相关论文
共 50 条
  • [41] Towards Efficient On-Chip Communication: A Survey on Silicon Nanophotonics and Optical Networks-on-Chip
    Ul Nisa, Uzmat
    Bashir, Janibul
    JOURNAL OF SYSTEMS ARCHITECTURE, 2024, 152
  • [42] Optical Routers with Ultra-Low Power Consumption for Photonic Networks-on-Chip
    Yang, Lin
    Ji, Ruiqiang
    Zhang, Lei
    Ding, Jianfeng
    Tian, Yonghui
    Zhou, Ping
    Lu, Yangyang
    Zhu, Weiwei
    2012 CONFERENCE ON LASERS AND ELECTRO-OPTICS (CLEO), 2012,
  • [43] Congestion-controlled best-effort communication for networks-on-chip
    van den Brand, J. W.
    Ciordas, C.
    Goossens, K.
    Basten, T.
    2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2007, : 948 - 953
  • [44] A Low-Cost Test Solution for Reliable Communication in Networks-on-Chip
    Bhowmik, Biswajit
    Biswas, Santosh
    Deka, Jatindra Kumar
    Bhattacharya, Bhargab B.
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2019, 35 (02): : 215 - 243
  • [45] Dynamic Guaranteed Service Communication on Best-Effort Networks-on-Chip
    Munk, Peter
    Freier, Matthias
    Richling, Jan
    Chen, Jian-Jia
    23RD EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP 2015), 2015, : 353 - 360
  • [46] TransCom: Transforming Stream Communication for Load Balance and Efficiency in Networks-on-Chip
    Abdel-Gawad, Ahmed H.
    Thottethodi, Mithuna
    PROCEEDINGS OF THE 2011 44TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 44), 2011, : 237 - 247
  • [47] A Low-Cost Test Solution for Reliable Communication in Networks-on-Chip
    Biswajit Bhowmik
    Santosh Biswas
    Jatindra Kumar Deka
    Bhargab B. Bhattacharya
    Journal of Electronic Testing, 2019, 35 (2) : 215 - 243
  • [48] Architectural Study of Reconfigurable Photonic Networks-on-Chip for Multi-Core Processors
    Debaes, C.
    Artundo, I.
    Heirman, W.
    Loperena, M.
    Van Campenhout, J.
    Thienpont, H.
    2009 IEEE LEOS ANNUAL MEETING CONFERENCE PROCEEDINGS, VOLS 1AND 2, 2009, : 266 - +
  • [49] Stochastic Communication: A New Paradigm for Fault-Tolerant Networks-on-Chip
    Bogdan, Paul
    Dumitras, Tudor
    Marculescu, Radu
    VLSI DESIGN, 2007,
  • [50] A Runtime Optimization Selection Framework to Realize Energy Efficient Networks-on-Chip
    He, Yuan
    Kondo, Masaaki
    Nakada, Takashi
    Sasaki, Hiroshi
    Miwa, Shinobu
    Nakamura, Hiroshi
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2016, E99D (12): : 2881 - 2890