Analog and RF Characteristics of Power FinFET Transistors With Different Drain-Extension Designs

被引:12
|
作者
Chen, Bo-Yuan [1 ,2 ]
Chen, Kun-Ming [1 ]
Chiu, Chia-Sung [1 ]
Huang, Guo-Wei [1 ,3 ]
Chen, Hsiu-Chih [1 ]
Chen, Chun-Chi [1 ]
Hsueh, Fu-Kuo [1 ]
Chang, Edward Yi [2 ]
机构
[1] Natl Nano Device Labs, Hsinchu 30078, Taiwan
[2] Natl Chiao Tung Univ, Dept Mat Sci & Engn, Hsinchu 30010, Taiwan
[3] Natl Chiao Tung Univ, Inst Elect, Hsinchu 30010, Taiwan
关键词
Analog; breakdown voltage; cutoff frequency; FinFET; on-resistance; RF power; EXTENDED MOS-TRANSISTORS; LDMOS; TECHNOLOGY; GUIDELINES; DEVICES;
D O I
10.1109/TED.2018.2863748
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Analog and RF characteristics of power FinFET transistors with different drain-extension structures are investigated for microwave integrated circuit applications. The power FinFETs were designed based on the drain-extended MOSFET structure and fabricated using a standard low-voltage FinFET process. Three various drain-extension configurations are demonstrated and compared. With the low-doped drain extension, the breakdown voltage of power FinFETs is higher than 6.5 V for all samples. For standard power devices, where the drain extension is performed with narrow fins, a high drain resistance is inevitable, resulting in high on-resistance and poor analog and RF performances. For devices with wide drain-extension fins (wide drain FinFET) or a planar drain extension (hybrid FinFET), lower drain resistances are obtained owing to the larger extension width. Therefore, the on-resistances of the wide drain and hybrid devices are much lower than that of the standard counterpart. Moreover, these devices with modified drain extensions also exhibit better analog and RF behaviors. The cutoff frequency of power FinFETs is boosted from 30 to 53 GHz when the drain extension is changed from narrow fins to a planar layout. These experimental results indicate that RF power FinFETs with good performance would be realized with the modified drain-extension designs.
引用
收藏
页码:4225 / 4231
页数:7
相关论文
共 39 条
  • [31] Ballistic I-V Characteristics of Short-Channel Graphene Field-Effect Transistors: Analysis and Optimization for Analog and RF Applications
    Ganapathi, Kartik
    Yoon, Youngki
    Lundstrom, Mark
    Salahuddin, Sayeef
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2013, 60 (03) : 958 - 964
  • [32] Analysis of electrical characteristics of gate overlapped lightly doped drain (GOLDD) polysilicon thin-film transistors with different LDD doping concentration
    Bonfiglietti, A
    Cuscunà, M
    Valletta, A
    Mariucci, L
    Pecora, A
    Fortunato, G
    Brotherton, SD
    Ayres, JR
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (12) : 2425 - 2433
  • [33] Sensitivity Characteristics in the Packaged Inline RF MEMS Power Sensors under Different Temperature and Humidity Environments
    Zhang, Zhiqiang
    Liao, Xiaoping
    2012 IEEE SENSORS PROCEEDINGS, 2012, : 323 - 326
  • [34] Effect of mixed-mode electrical stress on high-frequency and RF power characteristics of SiGe hetero-junction bipolar transistors
    Hung, Cheng-Chou
    Liao, Wen-Shiang
    Huang, Sheng-Yi
    Chen, Kun-Ming
    Huang, Guo-Wei
    Lien, Chen-Hsin
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2008, 47 (04) : 2872 - 2876
  • [35] Improvement in drain-induced-barrier-lowering and on-state current characteristics of bulk Si fin field-effect-transistors using high temperature Phosphorus extension ion implantation
    Kikuchi, Yoshiaki
    Hopf, Toby
    Mannaert, Geert
    Everaert, Jean-Luc
    Kubicek, Stefan
    Eyben, Pierre
    Waite, Andrew
    Borniquel, Jose Ignacio del Agua
    Variam, Naushad
    Mocuta, Dan
    Horiguchi, Naoto
    SOLID-STATE ELECTRONICS, 2019, 152 : 58 - 64
  • [36] 22nm FD-SOI Technology with Back-biasing Capability Offers Excellent Performance for Enabling Efficient, Ultra-low Power Analog and RF/Millimeter-Wave Designs
    Ong, S. N.
    Chan, L. H. K.
    Chew, K. W. J.
    Lim, C. K.
    Oo, W. L.
    Bellaouar, A.
    Zhang, C.
    Chow, W. H.
    Chen, T.
    Rassel, R.
    Wong, J. S.
    Wan, C. W. F.
    Kim, J.
    Seet, W. H.
    Harame, D.
    2019 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS SYMPOSIUM (RFIC), 2019, : 323 - 326
  • [37] A 100nm copper/low-K bulk CMOS technology with multi Vt and multi gate oxide integrated transistors for low standby power, high performance and RF/analog system on chip applications
    Yeap, GCF
    Chen, J
    Grudowski, P
    Jeon, Y
    Shiho, Y
    Qi, W
    Jallepalli, S
    Ramani, N
    Hellig, K
    Vishnubhotla, L
    Luo, T
    Tseng, H
    Du, Y
    Lim, S
    Abramowitz, P
    Reddy, C
    Parihar, S
    Singh, R
    Wright, M
    Patterson, K
    Benavides, N
    Bonser, D
    Gompel, TV
    Conner, J
    Lee, JJ
    Rendon, M
    Hall, D
    Nghiem, A
    Stout, R
    Weidemann, K
    Duvallet, A
    Alvis, J
    Dyer, D
    Burnett, D
    Ingersoll, P
    Wimmer, K
    Veeraraghavan, S
    Foisy, M
    Hall, M
    Pellerin, J
    Wristers, D
    Woo, M
    Lage, C
    2002 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2002, : 16 - 17
  • [38] Analog/RF characteristics of a 3D-Cyl underlap GAA-TFET based on a Ge source using fringing-field engineering for low-power applications
    Ankur Beohar
    Nandakishor Yadav
    Ambika Prasad Shah
    Santosh Kumar Vishvakarma
    Journal of Computational Electronics, 2018, 17 : 1650 - 1657
  • [39] Analog/RF characteristics of a 3D-Cyl underlap GAA-TFET based on a Ge source using fringing-field engineering for low-power applications
    Beohar, Ankur
    Yadav, Nandakishor
    Shah, Ambika Prasad
    Vishvakarma, Santosh Kumar
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2018, 17 (04) : 1650 - 1657