A Low-Power Area-Efficient 8 bit SAR ADC Using Dual Capacitor Arrays for Neural Microsystems

被引：2

作者：

Chang, Sun-Il ^{[1
]}

Yoon, Euisik ^{[1
]}

机构：

[1] Univ Michigan, Dept Elect Engn & Comp Sci, Ann Arbor, MI 48109 USA

来源：

2009 ANNUAL INTERNATIONAL CONFERENCE OF THE IEEE ENGINEERING IN MEDICINE AND BIOLOGY SOCIETY, VOLS 1-20 | 2009年

关键词：

D O I：

10.1109/IEMBS.2009.5333068

中图分类号：

R318 [生物医学工程];

学科分类号：

0831 ;

摘要：

We report an area-efficient 8bit SAR ADC using dual capacitor array banks for brain signal interface microsystems. The proposed ADC consumes 680nW and the total chip area is 0.035 mm(2). We reduced the area and power by a factor of eight when compared with conventional approaches. If we increase the resolution, the area and power reduction factor exponentially increases in our architecture (e.g., a factor of 16 for 10 bit resolution). The measured SNDR, SFDR, THD, and ENOB are 42.82 +/- 0.47 dB, 57.90 +/- 2.82dB, -53.58 +/- 2.15 dB, and 6.65 +/- 0.07 bits, respectively.

引用

页码：1647 / 1650

页数：4

共 50 条

[1] A Low-power and Area-efficient Radix-3 SAR ADC
Reddy, Yelaka Sunil Gavaskar
Lam, Y. Y. H.
PROCEEDINGS OF THE 2015 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2015, : 146 - 149
[2] A Low-Power and Area-Efficient 14-bit SAR ADC with Hybrid CDAC for Array Sensors
Zhang, Qihui
Li, Jing
Zhang, Zhong
Wu, Kejun
Ning, Ning
Yu, Qi
2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
[3] Area-efficient Low-Power 8-Bit 20-MS/s SAR ADC in 0.18μm CMOS
Atkin, E.
Normanov, D.
2014 29TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS PROCEEDINGS - MIEL 2014, 2014, : 451 - 454
[4] Pre-charge solution for low-power, area-efficient SAR ADC
Sarafi, Sahar
Bin Aain, Abu Khari
Bargoshadi, Javad Abbaszadeh
Chegini, Amin
IEICE ELECTRONICS EXPRESS, 2015, 12 (20):
[5] A Low-Energy Area-Efficient Dual Channel SAR ADC Using Common Capacitor Array Technique
Reddy, Sridhar N.
Jagadish, D. N.
Bhat, M. S.
PROCEEDINGS OF 2016 IEEE INTERNATIONAL CONFERENCE ON DISTRIBUTED COMPUTING, VLSI, ELECTRICAL CIRCUITS AND ROBOTICS (DISCOVER), 2016, : 148 - 152
[6] A 10-bit Low-Power SAR ADC With a Tunable Series Attenuation Capacitor
Filipovic, Lado
MacEachern, Leonard
2008 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2008, : 399 - 402
[7] An Ultra-Low-Power SAR ADC with an Area-Efficient DAC Architecture
Kamalinejad, Pouya
Mirabbasi, Shahriar
Leung, Victor C. M.
2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 13 - 16
[8] A Low-Power 8-bit SAR ADC for a QCIF Image Sensor
Oezguen, Recep
Lin, Joseph
Tejada, Francisco
Pouliquen, Philippe
Andreou, Andreas G.
2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 841 - 844
[9] Design of a Low-Power 12-bit SAR ADC
Pilipko, Mikhail M.
Manokhin, Mikhail E.
PROCEEDINGS OF THE 2019 IEEE CONFERENCE OF RUSSIAN YOUNG RESEARCHERS IN ELECTRICAL AND ELECTRONIC ENGINEERING (EICONRUS), 2019, : 129 - 131
[10] Embedded Capacitor-Multiplier Compensation for Area-Efficient Low-Power Multistage Amplifiers
Yan, Zushu
2009 JOINT IEEE NORTH-EAST WORKSHOP ON CIRCUITS AND SYSTEMS AND TAISA CONFERENCE, 2009, : 153 - 156

← 1 2 3 4 5 →