Large Marginal 2D Self-Aligned Via Patterning for Sub-5nm Technology

被引:2
|
作者
Choi, Suhyeong [1 ]
Lee, Jae Uk [2 ]
Caballo, Victor M. Blanco [2 ]
Debacker, Peter [2 ]
Raghavan, Pravccn [2 ]
Kim, Ryoung-Han [2 ]
Shin, Youngsoo [1 ]
机构
[1] Korea Adv Inst Sci & Technol, Sch Elect Engn, Daejeon 34101, South Korea
[2] Imec, Kapeldreef 75, B-3001 Leuven, Belgium
关键词
EUV lithography (EUVL); 2D self-aligned via (2D SAV); etch selectivity; edge placement error (EPE); source mask optimization (SMO);
D O I
10.1117/12.2257924
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
Conventional via patterning which relies on immersion ArF (iArF) lithography and self-aligned via (SAV) becomes challenging in sub-7nm technology. EUV lithography (EUVL) is expected to achieve smaller feature patterning thanks to its short wave length, but edge placement error (EPE) margin remains as another bottleneck of pitch scaling; SAV can be aligned with metal on the top but not with the bottom of the via. Literary study shows previous work on 2D self-aligned via (2D SAV) which can be aligned with the both metals, but it cannot extend technology scaling beyond sub-5nm whose minimum metal pitch is expected as sub-20nm due to essential limitation of EPE margin. We propose large marginal 2D SAV which has three times large EPE margin than normal 2D SAV for extremely shrunk technology node (e.g. sub-5nm). Large marginal 2D SAV may allow further feature size scaling, but it requires four EUV masks. Therefore, we present two count reduction methods and corresponding mask decompositions and pattern re-targetings. Proposed re-targeted patterns are assessed by source mask optimization (SMO) in terms of maximum EPE and process variation band (PVB) width.
引用
收藏
页数:10
相关论文
共 50 条
  • [1] 2D Self-Aligned Via Patterning Strategy with EUV Single Exposure in 3nm Technology
    Choi, Suhyeong
    Lee, Jae Uk
    Carballo, Victor M. Blanco
    Kim, Ryoung-Han
    Shin, Youngsoo
    EXTREME ULTRAVIOLET (EUV) LITHOGRAPHY VIII, 2017, 10143
  • [2] Self-Aligned Block and Fully Self-Aligned Via for iN5 Metal 2 Self-Aligned Quadruple Patterning
    Vincent, Benjamin
    Franke, Joern-Holger
    Juncker, Aurelie
    Lazzarino, Frederic
    Murdoch, Gayle
    Halder, Sandip
    Ervin, Joseph
    EXTREME ULTRAVIOLET (EUV) LITHOGRAPHY IX, 2018, 10583
  • [3] Layout Decomposition of Self-Aligned Double Patterning for 2D Random Logic Patterning
    Ban, Yongchan
    Miloslavsky, Alex
    Lucas, Kevin
    Choi, Soo-Han
    Park, Chul-Hong
    Pan, David Z.
    DESIGN FOR MANUFACTURABILITY THROUGH DESIGN-PROCESS INTEGRATION V, 2011, 7974
  • [4] Fully CMOS Compatible 3D Vertical RRAM with Self-aligned Self-selective Cell Enabling Sub-5nm Scaling
    Xu, Xiaoxin
    Luo, Qing
    Gong, Tiancheng
    Lv, Hangbing
    Long, Shibing
    Liu, Qi
    Chung, Steve S.
    Li, Jing
    Liu, Ming
    2016 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, 2016,
  • [5] Self-aligned blocking integration demonstration for critical sub-30-nm pitch Mx level patterning with EUV self-aligned double patterning
    Raley, Angelique
    Lee, Joe
    Smith, Jeffrey T.
    Sun, Xinghua
    Farrell, Richard A.
    Shearer, Jeffrey
    Xu, Yongan
    Ko, Akiteru
    Metz, Andrew W.
    Biolsi, Peter
    Devilliers, Anton
    Arnold, John
    Felix, Nelson
    JOURNAL OF MICRO-NANOLITHOGRAPHY MEMS AND MOEMS, 2019, 18 (01):
  • [6] Self-Aligned Blocking Integration Demonstration for Critical sub 30nm pitch Mx Level Patterning with EUV self-aligned double patterning
    Raley, Angelique
    Lee, Joe
    Smith, Jeffrey T.
    Sun, Xinghua
    Farrell, Richard A.
    Shearer, Jeffrey
    Xu, Yongan
    Ko, Akiteru
    Metz, Andrew W.
    Biolsi, Peter
    Devilliers, Anton
    Arnold, John
    Felix, Nelson
    ADVANCED ETCH TECHNOLOGY FOR NANOPATTERNING VII, 2018, 10589
  • [7] Fabrication of sub-20 nm patterns using dopamine chemistry in self-aligned double patterning
    Li, Yinyong
    Choi, Jaewon
    Sun, Zhiwei
    Russell, Thomas P.
    Carter, Kenneth R.
    NANOSCALE, 2018, 10 (44) : 20779 - 20784
  • [8] Integrated Self-Aligned Multiple Patterning for sub-7nm node Line and Space Scaling
    Liu, Eric
    Thibaut, Sophie
    Ko, Akiteru
    Biolsi, Peter
    ADVANCED ETCH TECHNOLOGY FOR NANOPATTERNING VIII, 2019, 10963
  • [9] A Comparative Study of Self-Aligned Quadruple and Sextuple Patterning Techniques for Sub-15nm IC Scaling
    Chen, Yijian
    Kang, Weiling
    Zhang, Pan
    OPTICAL MICROLITHOGRAPHY XXVI, 2013, 8683
  • [10] Self-Aligned Blocking Integration Demonstration for Critical sub 40nm pitch Mx Level Patterning
    Raley, Angelique
    Mohanty, Nihar
    Sun, Xinghua
    Farrell, Richard A.
    Smith, Jeffrey T.
    Ko, Akiteru
    Metz, Andrew W.
    Biolsi, Peter
    Devilliers, Anton
    ADVANCED ETCH TECHNOLOGY FOR NANOPATTERNING VI, 2017, 10149