A novel execution model for logflow on a hybrid multithreaded architecture

被引：0
|
作者：
Németh, Z [1 ]
机构：
[1] MTA SZTAKI, Comp & Automat Res Inst, H-1518 Budapest, Hungary
来源：
DISTRIBUTED AND PARALLEL SYSTEMS : FROM INSTRUCTION PARALLELISM TO CLUSTER COMPUTING | 2000年 / 567卷
关键词：
parallel execution model; dataflow; Prolog abstract machine;
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
A new, hybrid multithreaded architectural platform offers the possibility to create an efficient (reduced) Prolog abstract machine. To meet the requirements of the abstract machine, a novel abstract execution model is necessary. From an existing dataflow based abstract execution model a new one was created in three major steps. In this paper these design considerations are presented.
引用
收藏
页码：117 / 126
页数：10
相关论文
共 50 条
  • [1] Multithreaded execution architecture and compilation
    Tullsen, DM
    Gao, G
    [J]. FIFTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 1999, : 321 - 321
  • [2] A dual-processors multithreaded architecture and its driven execution model
    Xiao, LQ
    Xu, WX
    Zhou, XM
    [J]. ADVANCES IN PARALLEL AND DISTRIBUTED COMPUTING - PROCEEDINGS, 1997, : 214 - 219
  • [3] Hybrid technology multithreaded architecture
    Gao, G
    Likharev, KK
    Messina, PC
    Sterling, TL
    [J]. FRONTIERS '96 - THE SIXTH SYMPOSIUM ON FRONTIERS OF MASSIVELY PARALLEL COMPUTING, PROCEEDINGS, 1996, : 98 - 105
  • [4] A New Multithreaded Architecture Supporting Direct Execution of Esterel
    Yuan, Simon
    Yoong, Li Hsien
    Andalam, Sidharta
    Roop, Partha S.
    Salcic, Zoran
    [J]. EURASIP JOURNAL ON EMBEDDED SYSTEMS, 2009, (01)
  • [5] Incorporating caches into hybrid multithreaded computer architecture
    Hwang, DJ
    Chung, TM
    [J]. PARALLEL AND DISTRIBUTED COMPUTING SYSTEMS - PROCEEDINGS OF THE ISCA 9TH INTERNATIONAL CONFERENCE, VOLS I AND II, 1996, : 74 - 81
  • [6] Steps to petaflops computing: A hybrid technology multithreaded architecture
    Sterling, TL
    Kogge, PM
    Gao, G
    Likharev, KK
    MacDonald, MJ
    [J]. 1997 IEEE AEROSPACE CONFERENCE PROCEEDINGS, VOL 2, 1997, : 41 - 75
  • [7] A multithreaded architecture for the efficient execution of vector computations within a loop using status field
    Youn, SD
    Chung, KD
    [J]. 3RD INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING, PROCEEDINGS, 1996, : 343 - 350
  • [8] Mixed Speculative Multithreaded Execution Models
    Xekalakis, Polychronis
    Ioannou, Nikolas
    Cintra, Marcelo
    [J]. ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2012, 9 (03)
  • [9] Prolog on the multithreaded Datarol-II machine based on the Logicflow execution model
    Kacsuk, P
    Amamiya, M
    [J]. EIGHTH IEEE SYMPOSIUM ON PARALLEL AND DISTRIBUTED PROCESSING, PROCEEDINGS, 1996, : 112 - 121
  • [10] Multithreaded decoupled architecture
    Dorojevets, MN
    Oklobdzija, VG
    [J]. INTERNATIONAL JOURNAL OF HIGH SPEED COMPUTING, 1995, 7 (03): : 465 - 480
12345