共 28 条
- [1] Revolver: Processor Architecture for Power Efficient Loop Execution [J]. 2014 20TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA-20), 2014, : 591 - 602
- [2] Efficient transient-fault tolerance for multithreaded processors using dual-thread execution [J]. PROCEEDINGS 2006 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2007, : 120 - +
- [3] Efficient FCM Computations Using Sparse Matrix-Vector Multiplication [J]. 2016 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN, AND CYBERNETICS (SMC), 2016, : 4165 - 4170
- [4] Efficient Reconfigurable Architecture for MIMD Streaming Execution Using Permutation Network [J]. PROCEEDINGS OF THE 2014 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS 2014), 2014, : 221 - 225
- [5] Magneto-dynamic field computations using a vector Preisach model [J]. NUMERICAL METHODS IN ENGINEERING '96, 1996, : 312 - 317
- [9] Efficient orchestration of Node-RED IoT workflows using a Vector Symbolic Architecture [J]. FUTURE GENERATION COMPUTER SYSTEMS-THE INTERNATIONAL JOURNAL OF ESCIENCE, 2020, 111 : 117 - 131
- [10] Efficient Software Implementation of Binary Field Arithmetic Using Vector Instruction Sets [J]. PROGRESS IN CRYPTOLOGY - LATINCRYPT 2010, 2010, 6212 : 144 - +