A multithreaded architecture for the efficient execution of vector computations within a loop using status field

被引:0
|
作者
Youn, SD
Chung, KD
机构
关键词
D O I
10.1109/HIPC.1996.565845
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
This paper presents the design of a high performance MULVEC(MULtithreaded architecture for the VEctor Computations), as a building block of massively parallel processing systems. MULVEC comes from the synthesis of the dataflow model and the extant super scalar RISC microprocessor. MULVEC reduces, using a vector wait queue and status field of each vector data, the number of synchronization, context switching, network traffic, and so on in case of repeated vector computations within the same thread segment. And if vector operand in one statement is more than three, MULVEC can be computed by non-strict method. After program having been simulated on the SPARC V9(super scalar 64 bit RISC microprocessor), the performance(execution time of example program) of uniprocessor and MULVEC according to the different number of nodes are analyzed. The performance of MULVEC according to the different number of nodes are analyzed for the several programs.
引用
收藏
页码:343 / 350
页数:8
相关论文
共 28 条
  • [1] Revolver: Processor Architecture for Power Efficient Loop Execution
    Hayenga, Mitchell
    Naresh, Vignyan Reddy Kothinti
    Lipasti, Mikko H.
    [J]. 2014 20TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA-20), 2014, : 591 - 602
  • [2] Efficient transient-fault tolerance for multithreaded processors using dual-thread execution
    Ma, Yi
    Zhou, Huiyang
    [J]. PROCEEDINGS 2006 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2007, : 120 - +
  • [3] Efficient FCM Computations Using Sparse Matrix-Vector Multiplication
    Puheim, Michal
    Vascak, Jan
    Machova, Kristina
    [J]. 2016 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN, AND CYBERNETICS (SMC), 2016, : 4165 - 4170
  • [4] Efficient Reconfigurable Architecture for MIMD Streaming Execution Using Permutation Network
    Cheng, Chi Wen
    Lin, Yu Sheng
    Chien, Shao Yi
    [J]. PROCEEDINGS OF THE 2014 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS 2014), 2014, : 221 - 225
  • [5] Magneto-dynamic field computations using a vector Preisach model
    Dupre, LR
    VanKeer, R
    Melkebeek, JAA
    [J]. NUMERICAL METHODS IN ENGINEERING '96, 1996, : 312 - 317
  • [6] Energy Efficient Array Computations Using Loop Unrolling with Partial Gray Code Sequence
    Pyne, Sumanta
    Pal, Ajit
    [J]. JOURNAL OF LOW POWER ELECTRONICS, 2015, 11 (02) : 149 - 172
  • [7] An efficient scheduling algorithm for dataflow architecture using loop-pipelining
    Li, Yi
    Wu, Meng
    Ye, Xiaochun
    Li, Wenming
    Xue, Rui
    Wang, Da
    Zhang, Hao
    Fan, Dongrui
    [J]. INFORMATION SCIENCES, 2021, 547 : 1136 - 1153
  • [8] How to Implement Boundary Conditions for Force-Free Magnetic Field Computations Using Vector Potentials
    Yi, Sibaek
    Choe, G. S.
    Lee, Minseon
    Kim, Sunjung
    Kim, Yeon-Han
    [J]. JOURNAL OF THE KOREAN ASTRONOMICAL SOCIETY, 2024, 57 (01) : 13 - 24
  • [9] Efficient orchestration of Node-RED IoT workflows using a Vector Symbolic Architecture
    Simpkin, Chris
    Taylor, Ian
    Harborne, Daniel
    Bent, Graham
    Preece, Alun
    Ganti, Raghu K.
    [J]. FUTURE GENERATION COMPUTER SYSTEMS-THE INTERNATIONAL JOURNAL OF ESCIENCE, 2020, 111 : 117 - 131
  • [10] Efficient Software Implementation of Binary Field Arithmetic Using Vector Instruction Sets
    Aranha, Diego F.
    Lopez, Julio
    Hankerson, Darrel
    [J]. PROGRESS IN CRYPTOLOGY - LATINCRYPT 2010, 2010, 6212 : 144 - +