Reconfiguration of FPGA for Domain Specific Applications using Embedded System Approach

被引:1
|
作者
Chauhan, Ashish [1 ]
Rajawat, Arvind [2 ]
Patel, Rajendra [2 ]
机构
[1] Tata Consultancy Serv, Bombay, Maharashtra, India
[2] MANIT, Dept Elect Commun Engn, Bhopal, India
关键词
Reconfigurable; FPGA; Microcontroller; 8051; Proteus; Xilinx;
D O I
10.1109/ICSPS.2009.144
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Today's systems are more complex and need higher performance. To accomplish this, systems include more hardware compared to software. This increases the use of FPGAs in modern systems because of its reconfiguration capabilities. FPGA contains many hardware components, which are utilized to perform operations directly in hardware. There are two problems related to this issue, first is high performance hardware for multiple applications need to be designed, many times these hardwares take more than one FPGA which in turn increases the system cost, even only one hardware is in use at any time. Second problem arises when operations from different domains need to be performed. There are domain specialized hardware available which deal domain specific operations efficiently, FPGAs are used in these cases also, but generally domains need to be changed after hundreds of instructions so configuring hardware for both domains simultaneously is waste of hardware resources. We have proposed a design approach that can reconfigure FPGA at its maximum speed for solving these two problems. Our proposed system can choose the appropriate architecture for domain specific application by burning corresponding configuration in the FPGA from EEPROM.
引用
收藏
页码:438 / +
页数:2
相关论文
共 50 条
  • [31] Design flexibility using FPGA dynamical reconfiguration
    Abel, N
    Kessal, L
    Demigny, D
    ICIP: 2004 INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOLS 1- 5, 2004, : 2821 - 2824
  • [32] Finite Element Assembly Using an Embedded Domain Specific Language
    Janssens, Bart
    Banyai, Tamas
    Limam, Karim
    Bosschaerts, Walter
    SCIENTIFIC PROGRAMMING, 2015, 2015
  • [33] Domain analysis of dynamic system reconfiguration
    James D’Arcy Walsh
    Francis Bordeleau
    Bran Selic
    Software & Systems Modeling, 2007, 6 : 355 - 380
  • [34] Remote Programming and Reconfiguration System for Embedded Devices
    Michalec, Tomasz
    Wojczuk, Maksymilian
    Brzoza-Woch, Robert
    Szydlo, Tomasz
    PROCEEDINGS OF THE 2019 FEDERATED CONFERENCE ON COMPUTER SCIENCE AND INFORMATION SYSTEMS (FEDCSIS), 2019, : 467 - 470
  • [35] A domain model for dynamic system reconfiguration
    Walsh, DA
    Bordeleau, F
    Selic, B
    MODEL DRIVEN ENGINEERING LANGUAGES AND SYSTEMS, PROCEEDINGS, 2005, 3713 : 553 - 567
  • [36] Domain analysis of dynamic system reconfiguration
    Walsh, James D'Arcy
    Bran, Francis Bordeleau
    Selic, Bran
    SOFTWARE AND SYSTEMS MODELING, 2007, 6 (04): : 355 - 380
  • [37] Crossbar Implementation with Partial Reconfiguration for Stream Switching Applications on an FPGA
    Kawamata, Yuichi
    Kida, Tomohiro
    Shibata, Yuichiro
    Sano, Kentaro
    PARALLEL COMPUTING: TECHNOLOGY TRENDS, 2020, 36 : 721 - 730
  • [38] Efficient FPGA Floorplanning for Partial Reconfiguration-Based Applications
    Deak, Norbert
    Cret, Octavian
    Hedesiu, Horia
    2019 27TH IEEE ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2019, : 309 - 309
  • [39] FPGA Dynamic and Partial Reconfiguration: A Survey of Architectures, Methods, and Applications
    Vipin, Kizheppatt
    Fahmy, Suhaib A.
    ACM COMPUTING SURVEYS, 2018, 51 (04)
  • [40] AUTOMATIC GENERATION OF FPGA HARDWARE ACCELERATORS USING A DOMAIN SPECIFIC LANGUAGE
    Menotti, Ricardo
    Cardoso, Joao M. P.
    Fernandes, Marcio M.
    Marques, Eduardo
    FPL: 2009 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2009, : 457 - +