Reconfiguration of FPGA for Domain Specific Applications using Embedded System Approach

被引:1
|
作者
Chauhan, Ashish [1 ]
Rajawat, Arvind [2 ]
Patel, Rajendra [2 ]
机构
[1] Tata Consultancy Serv, Bombay, Maharashtra, India
[2] MANIT, Dept Elect Commun Engn, Bhopal, India
关键词
Reconfigurable; FPGA; Microcontroller; 8051; Proteus; Xilinx;
D O I
10.1109/ICSPS.2009.144
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Today's systems are more complex and need higher performance. To accomplish this, systems include more hardware compared to software. This increases the use of FPGAs in modern systems because of its reconfiguration capabilities. FPGA contains many hardware components, which are utilized to perform operations directly in hardware. There are two problems related to this issue, first is high performance hardware for multiple applications need to be designed, many times these hardwares take more than one FPGA which in turn increases the system cost, even only one hardware is in use at any time. Second problem arises when operations from different domains need to be performed. There are domain specialized hardware available which deal domain specific operations efficiently, FPGAs are used in these cases also, but generally domains need to be changed after hundreds of instructions so configuring hardware for both domains simultaneously is waste of hardware resources. We have proposed a design approach that can reconfigure FPGA at its maximum speed for solving these two problems. Our proposed system can choose the appropriate architecture for domain specific application by burning corresponding configuration in the FPGA from EEPROM.
引用
收藏
页码:438 / +
页数:2
相关论文
共 50 条
  • [1] An Autonomous Reconfiguration of FPGA with Embedded Arm
    Karthikalakshmi, B.
    Anand, M.
    Vijaykanth
    PROCEEDINGS OF THE 2016 IEEE 2ND INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL & ELECTRONICS, INFORMATION, COMMUNICATION & BIO INFORMATICS (IEEE AEEICB-2016), 2016, : 397 - 401
  • [2] A Fault Tolerant Approach for FPGA Embedded Processors Based on Runtime Partial Reconfiguration
    Alexandros Vavousis
    Andreas Apostolakis
    Mihalis Psarakis
    Journal of Electronic Testing, 2013, 29 : 805 - 823
  • [3] A Fault Tolerant Approach for FPGA Embedded Processors Based on Runtime Partial Reconfiguration
    Vavousis, Alexandros
    Apostolakis, Andreas
    Psarakis, Mihalis
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2013, 29 (06): : 805 - 823
  • [4] An Approach for Redundancy in FlexRay Networks Using FPGA Partial Reconfiguration
    Shreejith, Shanker
    Vipin, Kizhepatt
    Fahmy, Suhaib A.
    Lukasiewycz, Martin
    DESIGN, AUTOMATION & TEST IN EUROPE, 2013, : 721 - 724
  • [5] A Partial Reconfiguration based Approach for Frequency Synthesis using FPGA
    Tiwari, Abhishek
    INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY AND SYSTEM DESIGN 2011, 2012, 30 : 234 - 241
  • [6] EMBEDDED SYSTEM FOR AREA MEASUREMENT USING FPGA
    Torres-Monsalve, A. F.
    Bolanos-Jojoa, J. D.
    Velasco-Medina, J.
    2014 IEEE 5TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS (LASCAS), 2014,
  • [7] Dynamic reconfiguration of mixed-domain embedded systems for applications with variable performance requirements
    Sun, Pengbo
    Gilberti, Michael
    Zhao, Yang
    Doboli, Alex
    Curiac, Daniel
    Pescaru, Dan
    PROCEEDINGS OF THE 2008 NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, 2008, : 323 - +
  • [8] Dynamic partial FPGA reconfiguration in space applications
    Graczyk, Rafal
    Stolarski, Marcin
    Palau, Marie-Catherine
    Orleanski, Piotr
    PHOTONICS APPLICATIONS IN ASTRONOMY, COMMUNICATIONS, INDUSTRY, AND HIGH-ENERGY PHYSICS EXPERIMENTS 2012, 2012, 8454
  • [9] Domain-Specific Computing Using FPGA Accelerator
    Watanabe, Yasuhiro
    Fujisawa, Hisanori
    Ozawa, Toshihiro
    FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 2017, 53 (05): : 20 - 25
  • [10] Efficient Dynamic Reconfiguration for Multi-Context Embedded FPGA
    Lallet, Julien
    Pillement, Sebastien
    Sentieys, Olivier
    SBCCI 2008: 21ST SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2008, : 210 - 215