Formal test generation for sequential circuits using global temporal logic

被引：0
|
作者：
He, XH [1 ]
Li, XW [1 ]
机构：
[1] Armored Force Engn Inst, Dept Informat Engn, Beijing 100072, Peoples R China
来源：
CAD/ GRAPHICS TECHNOLOGY AND ITS APPLICATIONS, PROCEEDINGS | 2003年
关键词：
temporal; formal fault; test generation;
D O I：
暂无
中图分类号：
TP31 [计算机软件];
学科分类号：
081202 ; 0835 ;
摘要：
This paper presents a formal algorithm for unresetable lines circuits using GTL (Global Temporal Logic), which avoids drawbacks of conventional structure approaches. Based on the global temporal logic that defined by forward and reverse operator, a common formal framework for test generation is presented. Some heuristics that accelerate the testing process and its implementation are also given.
引用
收藏
页码：347 / 348
页数：2
相关论文
共 50 条
  • [21] Identifying legal and illegal states in synchronous sequential circuits using test generation
    Bareisa, E
    Motiejunas, K
    Seinauskas, R
    [J]. INFORMATICA, 2003, 14 (02) : 135 - 154
  • [22] TEST-GENERATION FOR SEQUENTIAL-CIRCUITS USING PARTITIONED IMAGE COMPUTATION
    CHOI, H
    MAEDA, H
    KOHARA, T
    ISHIURA, N
    SHIRAKAWA, I
    MOTOHARA, A
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1993, E76A (10) : 1770 - 1774
  • [23] Mixed level test generation for synchronous sequential circuits using the FOGBUSTER algorithm
    German Natl Research Cent for, Computer Science, St. Augustin, Germany
    [J]. IEEE Trans Comput Aided Des Integr Circuits Syst, 4 (410-423):
  • [24] Maximum power estimation for sequential circuits using a test generation based technique
    Wang, CY
    Roy, K
    Chou, TL
    [J]. PROCEEDINGS OF THE IEEE 1996 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1996, : 229 - 232
  • [25] Fast Test Pattern Generation for Sequential Circuits Using Decision Diagram Representations
    Jaan Raik
    Raimund Ubar
    [J]. Journal of Electronic Testing, 2000, 16 : 213 - 226
  • [26] Test generation and site of fault for combinational circuits using logic Petri nets
    Jui-I Tsai
    Ching-Cheng Teng
    Ching-Hung Lee
    [J]. 2006 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN, AND CYBERNETICS, VOLS 1-6, PROCEEDINGS, 2006, : 91 - +
  • [27] Test generation for acyclic sequential circuits with hold registers
    Inoue, T
    Das, DK
    Sano, C
    Mihara, T
    Fujiwara, H
    [J]. ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, 2000, : 550 - 556
  • [28] FAST TEST-GENERATION FOR SEQUENTIAL-CIRCUITS
    KELSEY, TP
    SALUJA, KK
    [J]. 1989 IEEE INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1989, : 354 - 357
  • [29] TEST-GENERATION FOR HIGHLY SEQUENTIAL-CIRCUITS
    GHOSH, A
    DEVADAS, S
    NEWTON, AR
    [J]. 1989 IEEE INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1989, : 362 - 365
  • [30] Test generation for sequential circuits under IDDQ testing
    Maeda, T
    Higami, Y
    Kinoshita, K
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1998, E81D (07): : 689 - 696
12345