共 50 条
- [1] Practically Tackling Memory Bottlenecks of Graph-Processing Workloads PROCEEDINGS 2024 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM, IPDPS 2024, 2024, : 1034 - 1045
- [2] Analysis and Optimization of the Memory Hierarchy for Graph Processing Workloads 2019 25TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA), 2019, : 373 - 386
- [3] Graph Processing on GPUs: Where are the Bottlenecks? 2014 IEEE INTERNATIONAL SYMPOSIUM ON WORKLOAD CHARACTERIZATION (IISWC), 2014, : 140 - 149
- [4] Seclusive Cache Hierarchy for Mitigating Cross-Core Cache and Coherence Directory Attacks PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 637 - 640
- [5] Evaluation of Cache Coherence Protocols on Multi-Core Systems with Linear Workloads 2009 ISECS INTERNATIONAL COLLOQUIUM ON COMPUTING, COMMUNICATION, CONTROL, AND MANAGEMENT, VOL IV, 2009, : 342 - 345
- [7] Automatic Test Generation Methodology for Verification of a Cache Memory Based on the Graph Model of Cache Hierarchy PROCEEDINGS OF THE 2019 IEEE CONFERENCE OF RUSSIAN YOUNG RESEARCHERS IN ELECTRICAL AND ELECTRONIC ENGINEERING (EICONRUS), 2019, : 1876 - 1879
- [8] Location-Aware Cache Management for Many-Core Processors with Deep Cache Hierarchy 2013 INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS (SC), 2013,
- [9] Exploring the Hidden Dimension in Graph Processing PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, 2016, : 285 - 300
- [10] GraphCube: Interconnection Hierarchy-aware Graph Processing PROCEEDINGS OF THE 29TH ACM SIGPLAN ANNUAL SYMPOSIUM ON PRINCIPLES AND PRACTICE OF PARALLEL PROGRAMMING, PPOPP 2024, 2024, : 160 - 174