Exploring Core and Cache Hierarchy Bottlenecks in Graph Processing Workloads

被引:3
|
作者
Basak, Abanti [1 ]
Hu, Xing [1 ]
Li, Shuangchen [1 ]
Oh, Sang Min [1 ]
Xie, Yuan [1 ]
机构
[1] Univ Calif Santa Barbara, Santa Barbara, CA 93106 USA
基金
美国国家科学基金会;
关键词
Graph Processing; Memory-Level Parallelism; Cache Hierarchy;
D O I
10.1109/LCA.2018.2864964
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Graph processing is an important analysis technique for a wide range of big data problems. The ability to explicitly represent relationships between entities gives graph analytics significant performance advantage over traditional relational databases. In this paper, we perform an in-depth data-aware characterization of graph processing workloads on a simulated multi-core architecture, find bottlenecks in the core and the cache hierarchy that are not highlighted by previous characterization work, and analyze the behavior of the specific application data type causing the corresponding bottleneck. We find that load-load dependency chains involving different application data types form the primary bottleneck in achieving a high memory-level parallelism in graph processing workloads. We also observe that the private L2 cache has a negligible contribution to performance. whereas the shared L3 cache has higher performance sensitivity. In addition, we present a study on the effectiveness of several replacement policies. Finally, we study the relationship between different graph algorithms and the access volumes to the different data types. Overall, we provide useful insights and guidelines toward developing a more optimized CPU-based architecture for high performance graph processing.
引用
收藏
页码:197 / 200
页数:4
相关论文
共 50 条
  • [1] Practically Tackling Memory Bottlenecks of Graph-Processing Workloads
    Jamet, Alexandre Valentin
    Vavouliotis, Georgios
    Jimenez, Daniel A.
    Alvarez, Lluc
    Casas, Marc
    PROCEEDINGS 2024 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM, IPDPS 2024, 2024, : 1034 - 1045
  • [2] Analysis and Optimization of the Memory Hierarchy for Graph Processing Workloads
    Basak, Abanti
    Li, Shuangchen
    Hu, Xing
    Oh, Sang Min
    Xie, Xinfeng
    Zhao, Li
    Jiang, Xiaowei
    Xie, Yuan
    2019 25TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA), 2019, : 373 - 386
  • [3] Graph Processing on GPUs: Where are the Bottlenecks?
    Xu, Qiumin
    Jeon, Hyeran
    Annavaram, Murali
    2014 IEEE INTERNATIONAL SYMPOSIUM ON WORKLOAD CHARACTERIZATION (IISWC), 2014, : 140 - 149
  • [4] Seclusive Cache Hierarchy for Mitigating Cross-Core Cache and Coherence Directory Attacks
    Gupta, Vishal
    Ganesan, Vinod
    Panda, Biswabandan
    PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 637 - 640
  • [5] Evaluation of Cache Coherence Protocols on Multi-Core Systems with Linear Workloads
    Jang, Yong J.
    Ro, Won W.
    2009 ISECS INTERNATIONAL COLLOQUIUM ON COMPUTING, COMMUNICATION, CONTROL, AND MANAGEMENT, VOL IV, 2009, : 342 - 345
  • [6] Investigating Register Cache Behavior: Implications for CUDA and Tensor Core Workloads on GPUs
    Geraeinejad, Vahid
    Qian, Qiran
    Ebrahimi, Masoumeh
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2024, 14 (03) : 469 - 482
  • [7] Automatic Test Generation Methodology for Verification of a Cache Memory Based on the Graph Model of Cache Hierarchy
    Garashchenko, Anton V.
    Putrya, Fedor M.
    Gagarina, Larisa
    Garashchenko, Alena V.
    Dzhurakulov, Albert A.
    PROCEEDINGS OF THE 2019 IEEE CONFERENCE OF RUSSIAN YOUNG RESEARCHERS IN ELECTRICAL AND ELECTRONIC ENGINEERING (EICONRUS), 2019, : 1876 - 1879
  • [8] Location-Aware Cache Management for Many-Core Processors with Deep Cache Hierarchy
    Park, Jongsoo
    Yoo, Richard M.
    Khudia, Daya S.
    Hughes, Christopher J.
    Kim, Daehyun
    2013 INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS (SC), 2013,
  • [9] Exploring the Hidden Dimension in Graph Processing
    Zhang, Mingxing
    Wu, Yongwei
    Chen, Kang
    Qian, Xuehai
    Li, Xue
    Zheng, Weimin
    PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, 2016, : 285 - 300
  • [10] GraphCube: Interconnection Hierarchy-aware Graph Processing
    Gan, Xinbiao
    Wu, Guang
    Qiu, Shenghao
    Xiong, Feng
    Si, Jiaqi
    Fang, Jianbin
    Dong, Dezun
    Gong, Chunye
    Li, Tiejun
    Wang, Zheng
    PROCEEDINGS OF THE 29TH ACM SIGPLAN ANNUAL SYMPOSIUM ON PRINCIPLES AND PRACTICE OF PARALLEL PROGRAMMING, PPOPP 2024, 2024, : 160 - 174