Design and Realization of Image Acquisition IP Core Based on Avalon Bus

The present study puts forward a new IP core design for real-time, high-speed image acquisition, based on Avalon bus. The proposed design can be described as follows. First, according to the top-down design philosophy, the IP core was functionally partitioned and hierarchically divided. Second, the IP core was driven and encapsulated under the HAL API. Third, the customized peripheral was added into Nios II system. The following experiment validated the low-power, high real-time of this IP core. Thus the customized image acquisition IP core based on Avalon bus was designed, realized and validated. Since IP core is configurable and can be well transplanted, it can be easily applied to embedded image acquisition system. And the IP core designed above has good portability and universal property.