Low-voltage single power supply four-quadrant multiplier using floating-gate MOSFETs

被引：5
|
作者：
Chen, JJ [1 ]
Liu, SI
Hwang, YS
机构：
[1] Lunghwa Jr Coll Technol & Commerce, Dept Elect Engn, Tao Yuan 333, Taiwan
[2] Natl Taiwan Univ, Dept Elect Engn, Taipei, Taiwan
[3] Hwa Hsia Coll Technol & Commerce, Dept Elect Engn, Taipei 235, Taiwan
来源：
IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS | 1998年 / 145卷 / 01期
关键词：
multiplier; MOSFET; CMOS process; analogue signal processing; low-voltage applications;
D O I：
10.1049/ip-cds:19981602
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A low-voltage four-quadrant multiplier using floating-gate MOSFETs is presented. This circuit has been implemented in a 0.8 mu m double-poly double-metal CMOS process. Experimental results show that for a single power supply of 2.5V, the total harmonic distortion is less than 1.4% with input range up to 1V(P-P). The modulation application of this multiplier can be operated over 20MHz. Moreover, it can operate satisfactorily regardless of the transistor body connection. This circuit is expected to be useful in low-voltage analogue signal processing applications.
引用
收藏
页码：40 / 43
页数：4
相关论文
共 50 条
  • [1] Low-voltage single power supply four-quadrant multiplier using floating-gate MOSFETs
    Chen, JJ
    Liu, SI
    Hwang, YS
    ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 237 - 240
  • [2] A Compact Four-Quadrant Floating-Gate MOS Multiplier
    Iñigo Navarro
    Antonio J. López-Martín
    Carlos A. de la Cruz
    Alfonso Carlosena
    Analog Integrated Circuits and Signal Processing, 2004, 41 : 159 - 166
  • [3] A compact four-quadrant floating-gate MOS multiplier
    Navarro, I
    López-Martín, AJ
    de la Cruz, CA
    Carlosena, A
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2004, 41 (2-3) : 159 - 166
  • [4] A New Design for Compact Floating-Gate Transistor Based Low-Voltage Four-Quadrant Analog Current Multiplier
    Aggarwal, Bhawna
    Dhawan, Ranveer
    Narang, Niharika
    ARABIAN JOURNAL FOR SCIENCE AND ENGINEERING, 2022, 47 (11) : 14455 - 14470
  • [5] A New Design for Compact Floating-Gate Transistor Based Low-Voltage Four-Quadrant Analog Current Multiplier
    Bhawna Aggarwal
    Ranveer Dhawan
    Niharika Narang
    Arabian Journal for Science and Engineering, 2022, 47 : 14455 - 14470
  • [6] Low-voltage CMOS four-quadrant multiplier
    Liu, SI
    Chang, CC
    ELECTRONICS LETTERS, 1997, 33 (03) : 207 - 208
  • [7] Low-voltage four-quadrant analog multiplier
    Motamed, A
    Hwang, C
    Ismail, M
    38TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1996, : 273 - 276
  • [8] A four-quadrant floating-gate synapse
    Hasler, P
    Diorio, C
    Minch, BA
    ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : B29 - B32
  • [9] Low-voltage CMOS four-quadrant multiplier
    Natl Taiwan Univ, Taipei, Taiwan
    Electron Lett, 3 (207-208):
  • [10] Low Voltage Floating Gate MOS Transistor Based Four-Quadrant Multiplier
    Srivastava, Richa
    Gupta, Maneesha
    Singh, Urvashi
    RADIOENGINEERING, 2014, 23 (04) : 1150 - 1160
12345