Comparative Study of 48V-based Low-Power Automotive Architectures

被引：3

作者：

Cabizza, Stefano ^{[1
]}

Corradini, Luca ^{[1
]}

Spiazzi, Giorgio ^{[1
]}

Garbossa, Cristian ^{[2
]}

机构：

[1] Univ Padua, Dept Informat Engn, Padua, Italy

[2] Infineon Technol Italia Srl, Padua, Italy

来源：

2020 IEEE 21ST WORKSHOP ON CONTROL AND MODELING FOR POWER ELECTRONICS (COMPEL) | 2020年

关键词：

D O I：

10.1109/compel49091.2020.9265730

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper describes a comparative analysis of low-power 48V-based automotive power distribution subnets in terms of efficiency, total footprint area, and cost. A novel methodology for the enumeration of tree-based power architectures is first disclosed which strongly limits the number of valid candidates. Next, architectural solutions based on the use of Buck converters only are compared with variants employing dedicated topologies for high step-down (HSD) conversion (e.g. 48V-1V), as well as fixed conversion ratio stages based on switched-capacitor (SC) converters. Use of efficient HSD and SC stages leads to more efficient architectures, although in general still not costcompetitive with traditional ones due to the absence of highly integrated commercial solutions. The discussion is developed around a specific case study treated numerically on the basis of data extracted from commercially-available examples.

引用

页码：852 / 859

页数：8

共 50 条

[1] LOW-POWER INVERTER RUNS OFF-48-V
GUENTHER, E
ELECTRONIC DESIGN, 1992, 40 (11) : 61 - 62
[2] Non-negative Matrix Factorization on Low-Power Architectures and Accelerators: A Comparative Study
Igual, Francisco D.
Garcia, Carlos
Botella, Guillermo
Pinuel, Luis
Prieto-Matias, Manuel
Tirado, Francisco
COMPUTERS & ELECTRICAL ENGINEERING, 2015, 46 : 139 - 156
[3] Low-power architectures for spike sorting
Zviagintsev, A
Perelman, Y
Ginosar, R
2005 2ND INTERNATINOAL IEEE/EMBS CONFERENCE ON NEURAL ENGINEERING, 2005, : 162 - 165
[4] Low-power design of array architectures
Soudris, D
Theodoridis, G
Theoharis, S
Thanailakis, A
ICECS 96 - PROCEEDINGS OF THE THIRD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS, VOLS 1 AND 2, 1996, : 120 - 123
[5] Study of low-power ultra wideband radio transceiver architectures
Heydari, P
2005 IEEE WIRELESS COMMUNICATIONS AND NETWORKING CONFERENCE, VOLS 1-4: WCNC 2005: BROADBAND WIRELESS FOR THE MASSES READY FOR TAKE-OFF., 2005, : 758 - 763
[6] Low-power VLSI architectures for OFDM transmitters based on PAPR reduction
Giannopoulos, T
Paliouras, V
INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2005, 3728 : 177 - 186
[7] Low-power test in compression-based reconfigurable scan architectures
Almukhaizim, Sobeeh
Mohammad, Mohammad
Alquraishi, Eman
KUWAIT JOURNAL OF SCIENCE & ENGINEERING, 2011, 38 (2B): : 175 - 195
[8] Low-Power Impulse UWB Architectures and Circuits
Chandrakasan, Anantha P.
Lee, Fred S.
Wentzloff, David D.
Sze, Vivienne
Ginsburg, Brian P.
Mercier, Patrick P.
Daly, Denis C.
Blazquez, Raul
PROCEEDINGS OF THE IEEE, 2009, 97 (02) : 332 - 352
[9] Low-Power Test in Compression-Based Reconfigurable Scan Architectures
Almukhaizim, Sobeeh
Mohammad, Mohammad
Khajah, Mohammad
SBCCI 2010: 23RD SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, PROCEEDINGS, 2010, : 55 - 60
[10] Low-power architectures for programmable multimedia processors
Nishitani, T
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1999, E82A (02) : 184 - 196

← 1 2 3 4 5 →