A new statistical approach to timing analysis of VLSI circuits

被引:0
|
作者
Lin, RB [1 ]
Wu, MC [1 ]
机构
[1] Yuan Ze Inst Technol, Dept Comp Engn & Sci, Chungli 320, Taiwan
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper(1) a new problem definition of statistical timing analysis is formulated. Two efficient methods that consider only dominant long paths are employed to approach this problem. The influence of the correlation of node delays on the probability distribution of the longest path delay is studied in details. The experimental results show that the probability distribution of the longest path delay is greatly influenced by the correlation of nodes and by the presence of many dominant long paths. The results also show that the probability distribution obtained by our approaches is well tracked to the distribution obtained by the whole circuit simulation with much less computation time.
引用
收藏
页码:507 / 513
页数:7
相关论文
共 50 条
  • [1] Statistical timing driven partitioning for VLSI circuits
    Ababei, C
    Bazargan, K
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, : 1109 - 1109
  • [2] TIMING ANALYSIS OF MOS VLSI CIRCUITS
    WEI, YP
    [J]. VLSI SYSTEMS DESIGN, 1987, 8 (09): : 52 - +
  • [3] On VLSI Statistical Timing Analysis and Optimization
    Liu, Bao
    [J]. 2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 718 - 721
  • [4] Modeling and analysis of path delay faults in VLSI circuits: A statistical approach
    Hamad, M
    Cherri, AK
    [J]. ICECS 2003: PROCEEDINGS OF THE 2003 10TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2003, : 587 - 590
  • [5] TIMING ANALYSIS FOR DCFL/SDCFL VLSI CIRCUITS
    GOMEZ, L
    HERNANDEZ, A
    NUNEZ, A
    [J]. MICROPROCESSING AND MICROPROGRAMMING, 1993, 38 (1-5): : 511 - 518
  • [6] An approach to mapping the timing behavior of VLSI circuits on emulators
    Sabet, PB
    Vuillemin, L
    [J]. 12TH INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS, 2000, : 168 - 173
  • [7] A new approach to the analysis of single event transients in VLSI circuits
    Reorda, MS
    Violante, M
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2004, 20 (05): : 511 - 521
  • [8] A New Approach to the Analysis of Single Event Transients in VLSI Circuits
    M. Sonza Reorda
    M. Violante
    [J]. Journal of Electronic Testing, 2004, 20 : 511 - 521
  • [9] A timing analysis tool for VLSI CMOS synchronous circuits
    Uebel, LF
    Bampi, S
    [J]. ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 516 - 519
  • [10] Statistical analysis of subthreshold leakage current for VLSI circuits
    Rao, R
    Srivastava, A
    Blaauw, D
    Sylvester, D
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (02) : 131 - 139