共 50 条
- [1] Statistical timing driven partitioning for VLSI circuits [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, : 1109 - 1109
- [3] On VLSI Statistical Timing Analysis and Optimization [J]. 2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2009, : 718 - 721
- [4] Modeling and analysis of path delay faults in VLSI circuits: A statistical approach [J]. ICECS 2003: PROCEEDINGS OF THE 2003 10TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2003, : 587 - 590
- [5] TIMING ANALYSIS FOR DCFL/SDCFL VLSI CIRCUITS [J]. MICROPROCESSING AND MICROPROGRAMMING, 1993, 38 (1-5): : 511 - 518
- [6] An approach to mapping the timing behavior of VLSI circuits on emulators [J]. 12TH INTERNATIONAL WORKSHOP ON RAPID SYSTEM PROTOTYPING, PROCEEDINGS, 2000, : 168 - 173
- [7] A new approach to the analysis of single event transients in VLSI circuits [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2004, 20 (05): : 511 - 521
- [8] A New Approach to the Analysis of Single Event Transients in VLSI Circuits [J]. Journal of Electronic Testing, 2004, 20 : 511 - 521
- [9] A timing analysis tool for VLSI CMOS synchronous circuits [J]. ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 516 - 519