CMOS Current-Reversing Circuit

被引:0
|
作者
Liu, Weihsing [1 ]
机构
[1] Natl Formosa Univ, Dept Elect Engn, Huwei Township, Yunlin, Taiwan
关键词
current-mod; complementary; current-reversing; MULTIPLIER;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, a CMOS current-reversing circuit has been proposed. The layout of the proposed circuit has been made by using the N-well 0.35 mu m 2p4m process parameters. According to the post-layout simulation results, as the supply voltage is set to 2V, the input current range of the proposed current-reversing circuit can he +/- 150 mu A, the corresponding output linear error is less than 2%, and the output offset current is only -0.321 mu A. Moreover, the maximum power consumption is 0.42mW and when the input current is 120 mu A, the 3-dB bandwidth can be 120 MHz. Simulation results are consistent with the theoretic analysis. The proposed circuit is expected to be useful in current-mode circuits design and other related applications.
引用
收藏
页码:166 / 169
页数:4
相关论文
共 50 条
  • [41] RF CMOS Integrated Circuit: History, Current Status and Future Prospects
    Ishihara, Noboru
    Amakawa, Shuhei
    Masu, Kazuya
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2011, E94A (02) : 556 - 567
  • [42] A CMOS LATCH CIRCUIT FOR MULTIPLE-VALUED BIDIRECTIONAL CURRENT SIGNALS
    CURRENT, KW
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1993, 74 (05) : 717 - 725
  • [43] A low-power high reliability CMOS current limit circuit
    Cheng Xiao-jie
    Feng Quan-yuan
    2005 ASIA-PACIFIC MICROWAVE CONFERENCE PROCEEDINGS, VOLS 1-5, 2005, : 3499 - 3501
  • [44] Simple CMOS Current-Mode Exponential Function Generator Circuit
    Kumngern, Montree
    Chanwutitum, Jirasak
    Dejhan, Kobchai
    ECTI-CON 2008: PROCEEDINGS OF THE 2008 5TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING/ELECTRONICS, COMPUTER, TELECOMMUNICATIONS AND INFORMATION TECHNOLOGY, VOLS 1 AND 2, 2008, : 709 - +
  • [45] Design a Current-Mode Max/Min Circuit in CMOS Technology
    Liao, Kuo-Hung
    Lai, Jui-Lin
    Wang, Wan-Cing
    Chen, Rong-Jian
    2013 IEEE 6TH INTERNATIONAL CONFERENCE ON ADVANCED INFOCOMM TECHNOLOGY (ICAIT), 2013, : 57 - 58
  • [46] Temperature insensitive current reference circuit using standard CMOS devices
    Shima, Takeshi
    2007 50TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 2007, : 154 - 157
  • [47] CMOS high precision current-mode squarer/divider circuit
    Menekay, Serdar
    Tarcan, Raza Can
    Kuntman, Hakan
    2007 IEEE 15TH SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS, VOLS 1-3, 2007, : 314 - +
  • [48] Estimation of peak current through CMOS VLSI circuit supply lines
    Murayama, T
    Ogawa, K
    Yamaguchi, H
    PROCEEDINGS OF ASP-DAC '99: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1999, 1999, : 295 - 298
  • [49] A 11 ppm/°C CMOS Current Reference Circuit with no External Components
    Imbrea, Damian
    Cojan, Neculai
    2013 INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS (ISSCS), 2013,
  • [50] A New CMOS Current-Mode Classifier Circuit for Statistics Applications
    Popa, Cosmin
    NN'09: PROCEEDINGS OF THE 10TH WSEAS INTERNATIONAL CONFERENCE ON NEURAL NETWORKS, 2009, : 17 - 20