共 50 条
- [2] Power and scaling rules of CMOS high-speed A/D converters [J]. ANALOG CIRCUIT DESIGN: RF ANALOG-TO-DIGITAL CONVERTERS; SENSOR AND ACTUATOR INTERFACES; LOW-NOISE OSCILLATORS, PLLS AND SYNTHESIZERS, 1997, : 25 - 47
- [3] A power-efficient architecture for high-speed D/A converters [J]. PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 897 - 900
- [4] A power estimation model for high-speed CMOS A/D converters [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, 1999, : 401 - 405
- [5] Low-power design of high-speed A/D converters [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2005, E88C (04): : 468 - 478
- [6] A Low-power High-speed Comparator For Analog To Digital Converters [J]. 2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 2010 - 2013
- [8] High-speed digital to analog converters [J]. ANALOG CIRCUIT DESIGN: RF CIRCUITS: WIDE BAND, FRONT-ENDS,DAC'S, DESIGN METHODOLOGY AND VERIFICATION FOR RF AND MIXED-SIGNAL SYSTEMS, LOW POWER AND LOW VOLTAGE, 2006, : 91 - +
- [10] Selecting high-speed A/D converters [J]. ELECTRONIC PRODUCTS MAGAZINE, 1999, 42 (06): : 69 - 72