High-speed analysis of resonant power converters

被引:8
|
作者
Foster, MP
Sewell, HI
Bingham, CM
Stone, DA
Hente, D
Howe, D
机构
[1] Univ Sheffield, Dept Elect & Elect Engn, Sheffield S1 3JD, S Yorkshire, England
[2] Philips GmbH, Forschungslab Aachen, D-5100 Aachen, Germany
来源
关键词
D O I
10.1049/ip-epa:20030057
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A methodology for determining the steady-state operation of resonant power-switching converters is described. The technique, based on cyclic averaging, employs a reduced-order harmonic analysis to obtain the switching transition times which separate different modes during each cycle in the steady state. The internal state variables of the system, in the steady state, are then immediately determined. In comparison with previously published techniques, the methodology has the advantage of allowing any piecewise-linear state space model of a power converter to be used to predict the steady-state performance without the prerequisite of a transient-based simulation. The simulated and experimental results for a prototype third-order CLC current-output converter are compared to demonstrate that the prediction accuracy is comparable with that of state-variable-simulation models, and that the execution speed is of the same order as that for FHA (first-harmonic analysis).
引用
收藏
页码:62 / 70
页数:9
相关论文
共 50 条
  • [1] Cyclic-averaging for high-speed analysis of resonant converters
    Foster, MP
    Sewell, HI
    Bingham, CM
    Stone, DA
    Hente, D
    Howe, D
    [J]. IEEE TRANSACTIONS ON POWER ELECTRONICS, 2003, 18 (04) : 985 - 993
  • [2] Power and scaling rules of CMOS high-speed A/D converters
    Venes, AGW
    van de Plassche, RJ
    [J]. ANALOG CIRCUIT DESIGN: RF ANALOG-TO-DIGITAL CONVERTERS; SENSOR AND ACTUATOR INTERFACES; LOW-NOISE OSCILLATORS, PLLS AND SYNTHESIZERS, 1997, : 25 - 47
  • [3] A power-efficient architecture for high-speed D/A converters
    Farzan, K
    Johns, DA
    [J]. PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING, 2003, : 897 - 900
  • [4] A power estimation model for high-speed CMOS A/D converters
    Lauwers, E
    Gielen, G
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, 1999, : 401 - 405
  • [5] Low-power design of high-speed A/D converters
    Kawahito, S
    Honda, K
    Furuta, M
    Kawai, N
    Miyazaki, D
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2005, E88C (04): : 468 - 478
  • [6] A Low-power High-speed Comparator For Analog To Digital Converters
    Khorami, Ata
    Dastjerdi, Mahmood Baraani
    Ahmadi, Ali Fotowat
    [J]. 2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 2010 - 2013
  • [7] High-speed low-power comparator for analog to digital converters
    Khorami, Ata
    Sharifkhani, Mohammad
    [J]. AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2016, 70 (07) : 886 - 894
  • [8] High-speed digital to analog converters
    Doris, K
    van Roermund, A
    [J]. ANALOG CIRCUIT DESIGN: RF CIRCUITS: WIDE BAND, FRONT-ENDS,DAC'S, DESIGN METHODOLOGY AND VERIFICATION FOR RF AND MIXED-SIGNAL SYSTEMS, LOW POWER AND LOW VOLTAGE, 2006, : 91 - +
  • [9] Converters Channel High-Speed Signals
    Browne, Jack
    [J]. MICROWAVES & RF, 2013, 52 (08) : 86 - 87
  • [10] Selecting high-speed A/D converters
    Gray, N
    [J]. ELECTRONIC PRODUCTS MAGAZINE, 1999, 42 (06): : 69 - 72