Experimental/numerical analysis of halogen-free printed circuit board assembly under board level drop test

被引:0
|
作者
Zhan, Chau-Jie [1 ]
Chang, Hung-Jen [2 ]
Chang, Tao-Chih [1 ]
Chou, Jung-Hua [2 ]
机构
[1] Ind Technol Res Inst, Elect & Optoelect Res Labs, 195 Sec 4,Chung Hsing Rd, Hsinchu 31040, Taiwan
[2] Natl Cheng Kung Univ, Dept Engn Sci, Tainan 701, Taiwan
关键词
RELIABILITY;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
After the adoption of lead-free electronic products, the halogen-free electronic products are expected to increase in the coming years for environmental protection and green electronics. Currently, for evaluating the drop resistance of handheld electronic products, the board level drop test method is typically employed. In this study, the finite elements analysis was used to analyze the drop responses of totally halogen-free PCBA and the simulation results were verified by drop tests. The outer layers of the halogen-free test board were built-up by resin coated copper (RCC) material. According to the JESD22-B111 standard, five PBGA components with Sn-4Ag-0.5Cu solder balls were mounted on the test board by the Sn-1Ag-0.5Cu solder paste. The ANASYS software was employed to analyze the stress distribution in the joint structures which contained the solder ball, copper pad, and build-up material during drop impacts. The sub-modeling simulation method was used to improve the accuracy and convergence of the simulation results. In addition, by using the support excitation scheme, the contact moment in the impact process during the drop test was translated into effective support excitation loads to simplify the analysis. From the drop test results, failure analysis showed that most of the fractures occurred around the pad on the test board first and then cracks propagated across the outer build-up material. Finally, the inner copper trace was fractured due to the propagated cracks, resulting in the failure of the PCB side. The simulation revealed that the maximum normal stress was located at the outmost solder balls in the PCB side, which consisted well with the location of crack initiation observed in the failure analysis after drop reliability tests.
引用
收藏
页码:337 / +
页数:2
相关论文
共 50 条
  • [31] Component Partitioning Under Demand and Capacity Uncertainty in Printed Circuit Board Assembly
    Wei-Liang Lin
    Valerie Tardif
    International Journal of Flexible Manufacturing Systems, 1999, 11 : 159 - 176
  • [32] Modal analysis and dynamic responses of board level drop test
    Luan, JE
    Tee, TY
    Pek, E
    Lim, CT
    Zhong, ZW
    PROCEEDINGS OF 5TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, 2003, : 233 - 243
  • [33] Fatigue behavior of BGA soldering under board level drop test
    Qi, Bo
    Fan, Pingyue
    Wang, Jiaji
    ICEPT: 2007 8TH INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING TECHNOLOGY, PROCEEDINGS, 2007, : 748 - 751
  • [34] Fatigue behavior of BGA soldering under board level drop test
    Fudan-Samsung Packaging Reliability Joint Laboratory, Fudan University, Shanghai 200433, China
    J. Shanghai Jiaotong Univ. Sci., 2008, SUPPL. (141-144):
  • [35] Experimental and numerical investigation of flow and thermal effects on flexible printed circuit board
    Lim, C. H.
    Abdullah, M. Z.
    Azid, I. A.
    Aziz, M. S. Abdul
    MICROELECTRONICS RELIABILITY, 2017, 72 : 5 - 17
  • [36] Modeling and Simulation of PCB Assembly under Board-level Drop Impact
    Liu, Fang
    Meng, Guang
    MECHANICAL ENGINEERING AND GREEN MANUFACTURING, PTS 1 AND 2, 2010, : 451 - +
  • [37] Replanning and analysis of partial setup strategies in printed circuit board assembly systems
    Leon, VJ
    Peters, BA
    INTERNATIONAL JOURNAL OF FLEXIBLE MANUFACTURING SYSTEMS, 1996, 8 (04): : 389 - 411
  • [38] Mechanical modeling and analysis of board level drop test of electronic package
    Zhao, Junfeng
    Garner, Luke J.
    56TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE 2006, VOL 1 AND 2, PROCEEDINGS, 2006, : 436 - +
  • [39] Free fall drop impact analysis of board level electronic packages
    Muthuram, N.
    Saravanan, S.
    MICROELECTRONICS JOURNAL, 2022, 129
  • [40] Study of PCB strains and component position under board level drop test
    Ng, FK
    Lim, CT
    Pek, E
    Luan, JE
    Tee, TY
    PROCEEDINGS OF THE 7TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS. 1 AND 2, 2005, : 248 - 254