Design of Digital IIR Integrator Using Discrete Hartley Transform Interpolation Method

被引：0
|
作者：
Tseng, Chien-Cheng [1 ]
Lee, Su-Ling [2 ]
机构：
[1] Natl Kaohsiung First Univ Sci & Tech, Dept Comp & Commun Engn, Kaohsiung, Taiwan
[2] Chung Jung Christian Univ, Dept Comp Sci & Informat Engn, Tainan, Taiwan
来源：
ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5 | 2009年
关键词：
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, the design of digital integrator is investigated. First, the interpolation formula of discrete-time sequence is derived by using discrete Hartley transform (DHT). Then, the numerical integration rules and DHT interpolation are applied to obtain the transfer function of digital integrator. The filter coefficients are easily computed because closed-form design is gotten. Finally, some numerical comparisons with conventional digital integrators are made to demonstrate the effectiveness of this new design approach.
引用
收藏
页码：2181 / +
页数：2
相关论文
共 50 条
  • [21] A novel systolic design for fast computation of the discrete Hartley transform
    Wang, CL
    Ho, CT
    Chang, YT
    THIRTIETH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 1997, : 1067 - 1071
  • [22] A New Method for the 3-D Discrete Hartley Transform
    Chen, Tinghuan
    Dong, Zhifang
    PROCEEDINGS OF THE 2012 SECOND INTERNATIONAL CONFERENCE ON INSTRUMENTATION & MEASUREMENT, COMPUTER, COMMUNICATION AND CONTROL (IMCCC 2012), 2012, : 512 - 515
  • [23] Parallel algorithms and systolic architectures for 1- and 2-D interpolation using discrete Hartley transform
    Maharana, G.S.
    Meher, P.K.
    International Journal of Computers and Applications, 2000, 22 (01) : 1 - 7
  • [24] Wideband IIR Digital Integrator And Differentiator Using Curve Fitting Technique
    Devate, Jayalaxmi
    Kulkarni, S. Y.
    Pai, K. R.
    2015 3rd International Conference on Signal Processing, Communication and Networking (ICSCN), 2015,
  • [25] Optimal Design of IIR-Type Fractional Order Digital Integrator Using Mayfly Optimization Algorithm
    Souvik Dey
    Provas Kumar Roy
    Sudipta Chakraborty
    Circuits, Systems, and Signal Processing, 2023, 42 : 913 - 942
  • [26] Optimal Design of IIR-Type Fractional Order Digital Integrator Using Mayfly Optimization Algorithm
    Dey, Souvik
    Roy, Provas Kumar
    Chakraborty, Sudipta
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2023, 42 (02) : 913 - 942
  • [27] Speckle photography fringe analysis using the discrete Hartley transform
    Ng, TW
    OPTICS COMMUNICATIONS, 1997, 136 (1-2) : 11 - 15
  • [28] VHDL IMPLEMENTATION OF DISCRETE HARTLEY TRANSFORM USING URDHWA MULTIPLIER
    Parsai, Shirali
    Jain, Swapnil
    Dangi, Jyoti
    2015 IEEE BOMBAY SECTION SYMPOSIUM (IBSS), 2015,
  • [29] Ale efficient design for one-dimensional discrete Hartley transform using parallel additions
    Guo, JI
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2000, 48 (10) : 2806 - 2813
  • [30] An FPGA Design for the Two-Band Fast Discrete Hartley Transform
    Pyrgas, Labros
    Kitsos, Paris
    Skodras, Athanassios N.
    2016 IEEE INTERNATIONAL SYMPOSIUM ON SIGNAL PROCESSING AND INFORMATION TECHNOLOGY (ISSPIT), 2016, : 295 - 299
12345