Design of Digital IIR Integrator Using Discrete Hartley Transform Interpolation Method

被引：0
|
作者：
Tseng, Chien-Cheng [1 ]
Lee, Su-Ling [2 ]
机构：
[1] Natl Kaohsiung First Univ Sci & Tech, Dept Comp & Commun Engn, Kaohsiung, Taiwan
[2] Chung Jung Christian Univ, Dept Comp Sci & Informat Engn, Tainan, Taiwan
来源：
ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5 | 2009年
关键词：
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
In this paper, the design of digital integrator is investigated. First, the interpolation formula of discrete-time sequence is derived by using discrete Hartley transform (DHT). Then, the numerical integration rules and DHT interpolation are applied to obtain the transfer function of digital integrator. The filter coefficients are easily computed because closed-form design is gotten. Finally, some numerical comparisons with conventional digital integrators are made to demonstrate the effectiveness of this new design approach.
引用
收藏
页码：2181 / +
页数：2
相关论文
共 50 条
  • [1] Double Digital Watermarking using Discrete Hartley Transform
    Arbawa, Yoke Kusuma
    Fauzi, Arthur Ahmad
    Al Kautsar, Rahmad Jibril
    Utaminingrum, Fitri
    PROCEEDINGS OF 2019 4TH INTERNATIONAL CONFERENCE ON SUSTAINABLE INFORMATION ENGINEERING AND TECHNOLOGY (SIET 2019), 2019, : 200 - 205
  • [2] INTERPOLATION USING HARTLEY TRANSFORM
    LIU, D
    WANG, D
    WANG, Z
    ELECTRONICS LETTERS, 1992, 28 (02) : 209 - 210
  • [3] INTERPOLATION USING HARTLEY TRANSFORM
    AGBINYA, JI
    ELECTRONICS LETTERS, 1992, 28 (14) : 1355 - 1355
  • [4] DESIGN OF DIGITAL IIR INTEGRATOR USING B-SPLINE INTERPOLATION AND GAUSS-LEGENDRE INTEGRATION RULE
    Tseng, Chien-Cheng
    Lee, Su-Ling
    18TH EUROPEAN SIGNAL PROCESSING CONFERENCE (EUSIPCO-2010), 2010, : 60 - 64
  • [5] INTERPOLATION USING HARTLEY TRANSFORM - REPLY
    LIU, DQ
    WANG, DJ
    WANG, ZD
    ELECTRONICS LETTERS, 1992, 28 (14) : 1356 - 1356
  • [6] Digital IIR integrator design using Richardson extrapolation and fractional delay
    Tseng, Chien-Cheng
    Lee, Su-Ling
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2008, 55 (08) : 2300 - 2309
  • [7] DESIGN OF FRACTIONAL ORDER DIFFERENTIATOR USING DISCRETE HARTLEY TRANSFORM
    Tseng, Chien-Cheng
    Lee, Su-Ling
    18TH EUROPEAN SIGNAL PROCESSING CONFERENCE (EUSIPCO-2010), 2010, : 50 - 54
  • [8] Algorithm for efficient interpolation of real-valued signals using discrete Hartley transform
    Maharana, GS
    Meher, PK
    COMPUTERS & ELECTRICAL ENGINEERING, 1997, 23 (02) : 129 - 134
  • [9] Design of fractional delay filter using discrete Fourier transform interpolation method
    Tseng, Chien-Cheng
    Lee, Su-Ling
    SIGNAL PROCESSING, 2010, 90 (04) : 1313 - 1322
  • [10] Design of fractional delay FIR filter using discrete Fourier transform interpolation method
    Tseng, Chien-Cheng
    Lee, Su-Ling
    PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 1156 - +
12345