Temperature dependence of drain-induced-barrier lowering in fully depleted SOI MOSFETs

被引:0
|
作者
Jomaah, J
Ghibaudo, G
Pelloie, JL
Balestra, F
机构
关键词
D O I
暂无
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
The temperature dependence of Drain Induced Barrier Lowering (DIBL) in submicron MOSFETs/SOI is investigated as a function of temperature in the range 20-300K. It is found that the DIBL effect is almost temperature independent. Contrary to the front gate voltage, the back Sate voltage has a strong influence on the DIBL parameter, resulting in a reduction of about a factor of 25 as the device is pushed towards volume inversion.
引用
收藏
页码:287 / 291
页数:5
相关论文
共 50 条
  • [1] Temperature dependence of off-current in bulk and fully depleted SOI MOSFETs
    Miyaji, K
    Saitoh, MI
    Nagumo, T
    Hiramoto, T
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2005, 44 (4B): : 2371 - 2375
  • [2] TEMPERATURE-DEPENDENCE OF DRAIN-INDUCED BARRIER LOWERING IN DEEP-SUBMICROMETER MOSFETS
    FIKRY, W
    GHIBAUDO, G
    DUTOIT, M
    ELECTRONICS LETTERS, 1994, 30 (11) : 911 - 912
  • [3] SUBTHRESHOLD KINKS IN FULLY DEPLETED SOI MOSFETS
    FOSSUM, JG
    KRISHNAN, S
    FAYNOT, O
    CRISTOLOVEANU, S
    RAYNAUD, C
    IEEE ELECTRON DEVICE LETTERS, 1995, 16 (12) : 542 - 544
  • [4] ANALYSIS OF CONDUCTION IN FULLY DEPLETED SOI MOSFETS
    YOUNG, KK
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1989, 36 (03) : 504 - 506
  • [5] Noise modeling in fully depleted SOI MOSFETs
    Pailloncy, G
    Iniguez, B
    Dambrine, G
    Raskin, JP
    Danneville, F
    SOLID-STATE ELECTRONICS, 2004, 48 (05) : 813 - 825
  • [6] Drain Breakdown Voltage Model of Fully-Depleted SOI Four-Gate MOSFETs
    Mohammadi, Hossein
    Abdullah, Huda
    Dee, Chang Fu
    2016 24TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2016, : 1248 - 1253
  • [7] Impact of dopant segregation on fully depleted Schottky-barrier SOI-MOSFETs
    Zhang, M.
    Knoch, J.
    Zhao, Q. T.
    Breuer, U.
    Mantl, S.
    SOLID-STATE ELECTRONICS, 2006, 50 (04) : 594 - 600
  • [8] DRAIN-INDUCED BARRIER LOWERING IN BURIED-CHANNEL MOSFETS
    VANDERTOL, MJ
    CHAMBERLAIN, SG
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1993, 40 (04) : 741 - 749
  • [9] A DC MODEL FOR FULLY-DEPLETED SOI MOSFETS
    KASEMSUWAN, V
    ELNOKALI, M
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1995, 79 (03) : 281 - 292
  • [10] Statistical Variability in Fully Depleted SOI MOSFETs Due to Random Dopant Fluctuations in the Source and Drain Extensions
    Markov, Stanislav
    Cheng, Binjie
    Asenov, Asen
    IEEE ELECTRON DEVICE LETTERS, 2012, 33 (03) : 315 - 317