Nonvolatile memory disturbs due to gate and junction leakage currents

被引:16
|
作者
Park, JE
Shields, J
Schroder, DK
机构
[1] IBM Microelect, Hopewell Jct, NY 12533 USA
[2] Arizona State Univ, Dept Elect Engn, Tempe, AZ 85287 USA
[3] Arizona State Univ, Ctr Solid State Elect Res, Tempe, AZ 85287 USA
[4] Microchip Technol, Tempe, AZ 85282 USA
关键词
D O I
10.1016/S0038-1101(02)00397-0
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We address disturbs due to gate oxide and junction leakage currents in floating gate nonvolatile memories (NVM). The junction leakage is important, because the gate oxide current is proportional to junction current. We find the low gate leakage current to be caused by field ionization (FI) from traps within the gate oxides. Such low gate leakage currents can lead to sufficient charge accumulation to disturb charge in the floating gate. Through detailed simulations and measurements, we have determined the main cause of "write disturb" and "erase disturb" to be FI gate oxide current at low electric fields and Fowler-Nordheim current at high electric fields. Additional currents are due to high-energy electrons from the junction leakage current. (C) 2002 Elsevier Science Ltd. All rights reserved.
引用
收藏
页码:855 / 864
页数:10
相关论文
共 50 条
  • [1] MOS gate doping effects on leakage currents in gate oxides
    Khan, M.Kamal
    Zdancewicz, F.
    Bhalla, A.
    Semiconductor International, 1997, 20 (05):
  • [2] A nonvolatile ferroelectric memory device with a floating gate
    Chen, FY
    Fang, YK
    Sun, MJ
    Chen, JR
    APPLIED PHYSICS LETTERS, 1996, 69 (21) : 3275 - 3276
  • [3] Nonvolatile Memory Based on Magnetic Tunnel Junction
    Kostrov, Alexandr
    Stempitsky, Viktor
    2012 INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES FOR COMMUNICATIONS (ATC 2012), 2012, : 9 - 13
  • [4] Analyzing the effect of gate dielectric on the leakage currents
    Sakshi
    Dhariwal, Sandeep
    Singh, Amandeep
    4TH INTERNATIONAL CONFERENCE ON ADVANCEMENTS IN ENGINEERING & TECHNOLOGY (ICAET-2016), 2016, 57
  • [5] Nonvolatile Memory With Ge/Si Heteronanocrystals as Floating Gate
    Li, Bei
    Liu, Jianlin
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2011, 10 (02) : 284 - 290
  • [6] Modeling of nonvolatile floating gate quantum dot memory
    Hasaneen, ES
    Heller, E
    Bansal, R
    Huang, W
    Jain, F
    SOLID-STATE ELECTRONICS, 2004, 48 (10-11) : 2055 - 2059
  • [7] Temperature effect on gate leakage currents in gate dielectric films of GaAs MOSFET
    Wu, JY
    Sze, PW
    Wang, YH
    Houng, MP
    SOLID-STATE ELECTRONICS, 2001, 45 (12) : 1999 - 2003
  • [8] Polanty-dependent device degradation in SONOS transistors due to gate conduction under nonvolatile memory operations
    Yi, Jeong-Hyong
    Shin, Hyungcheol
    Park, Young-June
    Min, Hong Shick
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2006, 6 (02) : 334 - 342
  • [9] NEW APPROACH FOR FLOATING-GATE MOS NONVOLATILE MEMORY
    LEE, HS
    APPLIED PHYSICS LETTERS, 1977, 31 (07) : 475 - 476
  • [10] A Novel One Transistor Resistance-Gate Nonvolatile Memory
    Chung, Steve S.
    Hsieh, E. R.
    Yang, S. P.
    Chuang, C. H.
    2016 74TH ANNUAL DEVICE RESEARCH CONFERENCE (DRC), 2016,