A Lightweight Early Arbitration Method for Low-Latency Asynchronous 2D-Mesh NoC's

被引:3
|
作者
Jiang, Weiwei [1 ]
Bhardwaj, Kshitij [1 ]
Lacourba, Geoffray [2 ]
Nowick, Steven M. [1 ]
机构
[1] Columbia Univ, Dept Comp Sci, New York, NY 10027 USA
[2] ARM Ltd, Sophia Antipolis, France
关键词
NETWORK;
D O I
10.1145/2744769.2744777
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new asynchronous low-latency interconnection network is introduced for a 2D mesh topology. The network-on-chip, named AEoLiAN, contains a fast lightweight monitoring network to notify the routers of incoming traffic, thereby allowing arbitration and channel allocation to be initiated in advance. In contrast, several recent synchronous early arbitration methods require significant resource overhead, including use of hybrid networks, or wide monitoring channels and additional VCs. The proposed approach has much smaller overhead, allowing a finer-grain router-by-router early arbitration, with monitoring and data advancing independently at different speeds. The new router was implemented in 45nm technology using a standard cell library. It had 52% lower area than a similar lightweight synchronous switch, xpipesLite, with no early arbitration capability. Network-level simulations were then performed on 6 diverse synthetic benchmarks in an 8x8 2D mesh network topology, and the performance of the new network was compared to an asynchronous baseline. Considerable improvements in system latency over all benchmarks for moderate traffic were obtained, ranging from 34.4-37.9%. Interestingly, the proposed acceleration technique also enabled throughput gains, ranging from 14.7-27.1% for the top 5 benchmarks. In addition, a zero-load end-to-end latency of only 4.9ns was observed, for the longest network path through 15 routers and 14 hops.
引用
收藏
页数:6
相关论文
共 50 条
  • [41] High throughput and low-latency implementation of bit-level systolic architecture for 1D and 2D digital filters
    Mohanty, BK
    Meher, PK
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1999, 146 (02): : 91 - 99
  • [42] Scalable High-Throughput and Low-Latency DVB-S2(x) LDPC Decoders on SIMD Devices
    Le Gal, Bertrand
    IEEE OPEN JOURNAL OF THE COMMUNICATIONS SOCIETY, 2024, 5 : 7216 - 7227
  • [43] Low-cost regional-based congestion-aware routing algorithm for 2D mesh NoC
    Vazifedunn, Seena
    Reza, Akram
    Reshadi, Midia
    INTERNATIONAL JOURNAL OF COMMUNICATION SYSTEMS, 2023, 36 (01)
  • [44] Low-latency 2D non-line-of-sight positioning using single-anchor magnetoquasistatic systems
    Arumugam, Darmindra D.
    2017 IEEE INTERNATIONAL SYMPOSIUM ON ANTENNAS AND PROPAGATION & USNC/URSI NATIONAL RADIO SCIENCE MEETING, 2017, : 2275 - 2276
  • [45] Joint rate control and power allocation for low-latency reliable D2D-based relay network (vol 2019, 111 , 2019)
    Wang, Yahui
    He, Yanhua
    Xu, Chen
    Zhou, Zhenyu
    Mumtaz, Shahid
    Rodriguez, Jonathan
    Pervaiz, Haris
    EURASIP JOURNAL ON WIRELESS COMMUNICATIONS AND NETWORKING, 2019, 2019 (01)
  • [46] Experimental Demonstration of High-Throughput Low-Latency Mobile Fronthaul Supporting 48 20-MHz LTE Signals with 59-Gb/s CPRI-Equivalent Rate and 2-μs Processing Latency
    Liu, Xiang
    Zeng, Huaiyu
    Chand, Naresh
    Effenberger, Frank
    ECOC 2015 41ST EUROPEAN CONFERENCE ON OPTICAL COMMUNICATION, 2015,
  • [47] A High-throughput and Low-Latency Interconnection Network for Multi-Core Clusters with 3-D Stacked L2 Tightly-Coupled Data Memory
    Kang, Kyungsu
    Benini, Luca
    De Micheli, Giovanni
    2012 IEEE/IFIP 20TH INTERNATIONAL CONFERENCE ON VLSI AND SYSTEM-ON-CHIP (VLSI-SOC), 2012, : 283 - 286
  • [48] Accuracy Verification of a 2D Adaptive Mesh Refinement Method Using Backward-Facing Step Flow of Low Reynolds Numbers
    Li, Zhenquan
    Li, Miao
    INTERNATIONAL JOURNAL OF COMPUTATIONAL METHODS, 2021, 18 (03)
  • [49] A Computer Designed Half Gb 16-Channel 819Gb/s High-Bandwidth and 10ns Low-Latency DRAM for 3D Stacked Memory Devices Using TSVs
    Luo, Pei-Wen
    Chen, Chi-Kang
    Sung, Yu-Hui
    Wu, Wei
    Shih, Hsiu-Chuan
    Lee, Chia-Hsin
    Lee, Kuo-Hua
    Lie, Ming-Wei
    Lung, Mei-Chiang
    Lu, Chun-Nan
    Chou, Yung-Fa
    Shih, Po-Lin
    Kee, Chung-Hu
    Shiah, Chun
    Stolt, Patrick
    Tomishima, Shigeki
    Kwai, Ding-Ming
    Rong, Bor-Doou
    Lu, Nicky
    Lu, Shih-Lien
    Wu, Cheng-Wen
    2015 SYMPOSIUM ON VLSI CIRCUITS (VLSI CIRCUITS), 2015,
  • [50] 2D polarization imaging as a low-cost fluorescence method to detect α-synuclein aggregation ex vivo in models of Parkinson’s disease
    Rafael Camacho
    Daniela Täuber
    Christian Hansen
    Juanzi Shi
    Luc Bousset
    Ronald Melki
    Jia-Yi Li
    Ivan G. Scheblykin
    Communications Biology, 1