A Lightweight Early Arbitration Method for Low-Latency Asynchronous 2D-Mesh NoC's

被引:3
|
作者
Jiang, Weiwei [1 ]
Bhardwaj, Kshitij [1 ]
Lacourba, Geoffray [2 ]
Nowick, Steven M. [1 ]
机构
[1] Columbia Univ, Dept Comp Sci, New York, NY 10027 USA
[2] ARM Ltd, Sophia Antipolis, France
关键词
NETWORK;
D O I
10.1145/2744769.2744777
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new asynchronous low-latency interconnection network is introduced for a 2D mesh topology. The network-on-chip, named AEoLiAN, contains a fast lightweight monitoring network to notify the routers of incoming traffic, thereby allowing arbitration and channel allocation to be initiated in advance. In contrast, several recent synchronous early arbitration methods require significant resource overhead, including use of hybrid networks, or wide monitoring channels and additional VCs. The proposed approach has much smaller overhead, allowing a finer-grain router-by-router early arbitration, with monitoring and data advancing independently at different speeds. The new router was implemented in 45nm technology using a standard cell library. It had 52% lower area than a similar lightweight synchronous switch, xpipesLite, with no early arbitration capability. Network-level simulations were then performed on 6 diverse synthetic benchmarks in an 8x8 2D mesh network topology, and the performance of the new network was compared to an asynchronous baseline. Considerable improvements in system latency over all benchmarks for moderate traffic were obtained, ranging from 34.4-37.9%. Interestingly, the proposed acceleration technique also enabled throughput gains, ranging from 14.7-27.1% for the top 5 benchmarks. In addition, a zero-load end-to-end latency of only 4.9ns was observed, for the longest network path through 15 routers and 14 hops.
引用
收藏
页数:6
相关论文
共 50 条
  • [1] Analytical computation of packet latency in a 2D-mesh NoC
    Foroutan, Sahar
    Thonnart, Yvain
    Hersemeule, Richard
    Jerraya, Ahmed
    2009 JOINT IEEE NORTH-EAST WORKSHOP ON CIRCUITS AND SYSTEMS AND TAISA CONFERENCE, 2009, : 229 - 232
  • [2] A Low-Latency Asynchronous Interconnection Network with Early Arbitration Resolution
    Faldamis, Georgios
    Jiang, Weiwei
    Gill, Gennette
    Nowick, Steven M.
    2014 19TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2014, : 329 - 336
  • [3] A Novel Hybrid Test Architecture for Router Testing of 2D-Mesh NoC
    Nazari, Masoom
    Shahedifar, Morteza
    Lighvan, Mina Zolfy
    Kozehkanani, Ziaeddin Daee
    Siadatan, Alireza
    2019 27TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE 2019), 2019, : 402 - 407
  • [4] 基于2D-Mesh结构的NOC buffer深度研究
    潘攀
    电脑知识与技术, 2012, 8 (10) : 2415 - 2418
  • [5] 基于Concentrated-Mesh和2D-Mesh结构的NoC路由算法
    章功干
    陈广宏
    电脑知识与技术, 2010, 6 (12) : 2973 - 2977
  • [6] 基于2D-Mesh的NoC多核硬件架构设计
    穆瑞卿
    刘广文
    科技经济导刊, 2017, (03) : 28 - 28
  • [7] A Delay Model of Two-Cycle NoC Router in 2D-Mesh Network
    Qi Shubo
    Li Jinwen
    Xing Zuocheng
    Jia Xiaomin
    Zhang Minxuan
    IEEE ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2010), 2010, : 316 - 320
  • [8] Neuron grouping and mapping methods for 2D-mesh NoC-based DNN accelerators
    Nacar, Furkan
    Cakin, Alperen
    Dilek, Selma
    Tosun, Suleyman
    Chakrabarty, Krishnendu
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2024, 193
  • [9] Star-Type Architecture with Low Transmission Latency for a 2D Mesh NOC
    Chen, Kuan-Ju
    Peng, Chin-Hung
    Lai, Feipei
    PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 915 - 918
  • [10] Study of Fault-Tolerant Routing Algorithm of NoC Based on 2D-Mesh Topology
    Jiang, Shu Yan
    Liu, Yue
    Luo, Jiang Bo
    Cheng, He
    Luo, Gang
    2013 IEEE INTERNATIONAL CONFERENCE ON APPLIED SUPERCONDUCTIVITY AND ELECTROMAGNETIC DEVICES (ASEMD), 2013, : 189 - 193