Phase noise and jitter in digital electronic components

被引：0
|
作者：
Calosso, Claudio E. [1 ]
Rubiola, Enrico [2 ]
机构：
[1] INRIM, Div Opt, Turin, Italy
[2] CNRS, FEMTOST, Besancon, France
来源：
2014 IEEE INTERNATIONAL FREQUENCY CONTROL SYMPOSIUM (FCS) | 2014年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：525 / 527
页数：3
相关论文
共 50 条
  • [21] Measurements and analysis of PLL jitter caused by digital switching noise
    Larsson, P
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (07) : 1113 - 1119
  • [22] LISA telescope: phase noise due to pointing jitter
    Vinet, Jean-Yves
    Christensen, Nelson
    Dinu-Jaeger, Nicoleta
    Lintz, Michel
    Man, Nary
    Pichot, Mikhael
    CLASSICAL AND QUANTUM GRAVITY, 2019, 36 (20)
  • [23] Clocking the RF ADC with Phase Noise Instead of Jitter
    Neu, Thomas
    MICROWAVE JOURNAL, 2017, 60 (08) : 100 - 106
  • [24] Analysis of phase noise and timing jitter in crystal oscillator
    Tan, Feng
    Huang, Xianhe
    Wei, Wei
    Fu, Wei
    2007 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEMS; VOL 2: SIGNAL PROCESSING, COMPUTATIONAL INTELLIGENCE, CIRCUITS AND SYSTEMS, 2007, : 1103 - +
  • [25] A nonlinear model for phase noise and jitter in LC oscillators
    Johnson, Jeffrey
    Jain, Vipul
    Heydari, Payarn
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 3095 - 3098
  • [26] Suppression of clock-jitter noise and laser phase noise in arm locking
    Wu, Zhang-Qi
    Wang, Pan-Pan
    Ke, Jun
    Shao, Cheng-Gang
    CLASSICAL AND QUANTUM GRAVITY, 2024, 41 (24)
  • [27] DIGITAL PHASE-LOCKED LOOP WITH JITTER BOUNDED
    WALTERS, SM
    TROUDET, T
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1989, 36 (07): : 980 - 987
  • [28] JITTER REDUCTION OF A DIGITAL PHASE-LOCKED LOOP
    YAMASHITA, M
    TSUJI, T
    NISHIMURA, T
    MURATA, M
    NAMEKAWA, T
    PROCEEDINGS OF THE IEEE, 1976, 64 (11) : 1640 - 1641
  • [29] Phase-jitter dynamics of digital phase-locked loops
    Teplinsky, A
    Feely, O
    Rogers, A
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1999, 46 (05): : 545 - 558
  • [30] DETERMINATION OF THE TOLERABLE PHASE JITTER IN A DIGITAL PHASE-LOCKED LOOP
    BARTEL, W
    FREQUENZ, 1979, 33 (02) : 51 - 57
12345