An immune fault detection system for analog circuits with automatic detector generation

被引:0
|
作者
Amaral, Jorge L. M. [1 ]
Amaral, Jose F. M. [1 ]
Tanscheit, Ricardo [2 ]
机构
[1] Univ Fed Rio de Janeiro, Dept Elect & Telecommun, BR-20550013 Rio De Janeiro, Brazil
[2] Pontificia Univ Catolica Rio de Janeiro, Dept Elect Engn, 22453-900 Rio De Janeiro, RJ, Brazil
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
This work focuses on fault detection of electronic analog circuits. A fault detection system for analog circuits based on cross-correlation and artificial immune systems is proposed. It is capable of detecting faulty components in analog circuits by analyzing its impulse response. The use of cross-correlation for preprocessing the impulse response drastically reduces the size of the detector used by the Real-valued Negative Selection Algorithm (RNSA). The proposed method can automatically generate very efficient detectors by using quadtree decomposition. Results have demonstrated that the proposed system is able to detect faults in a Sallen-Key bandpass filter and in a continuous-time state variable filter.
引用
收藏
页码:2951 / +
页数:3
相关论文
共 50 条
  • [21] GENERATION OF FAULT DETECTION TESTS FOR SEQUENTIAL CIRCUITS
    BREUER, MA
    COMPUTER, 1971, 4 (01) : 39 - &
  • [22] Automatic design of optimal concurrent fault detector for linear analog systems
    Simeu, E
    Peters, AW
    Rayane, I
    TWENTY-NINTH ANNUAL INTERNATIONAL SYMPOSIUM ON FAULT-TOLERANT COMPUTING, DIGEST OF PAPERS, 1999, : 184 - 191
  • [23] Fault Detection of Analog Circuits by Using Transient Output Voltage
    Zhang, Chaojie
    He, Guo
    Chang, Guanghui
    PROCEEDINGS OF 2013 2ND INTERNATIONAL CONFERENCE ON MEASUREMENT, INFORMATION AND CONTROL (ICMIC 2013), VOLS 1 & 2, 2013, : 17 - 21
  • [24] Probabilistic fault detection and the selection of measurements for analog integrated circuits
    Wang, ZH
    Gielen, G
    Sansen, W
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1998, 17 (09) : 862 - 872
  • [25] Parametric fault detection in analog circuits containing MOS transistors
    Kuczynski, Andrzej
    PRZEGLAD ELEKTROTECHNICZNY, 2011, 87 (05): : 84 - 87
  • [26] Parametric fault detection of analog circuits based on Bhattacharyya measure
    Supriyo Srimani
    Manas Kumar Parai
    Kasturi Ghosh
    Hafizur Rahaman
    Analog Integrated Circuits and Signal Processing, 2017, 93 : 477 - 488
  • [27] Parametric fault detection of analog circuits based on Bhattacharyya measure
    Srimani, Supriyo
    Parai, Manas Kumar
    Ghosh, Kasturi
    Rahaman, Hafizur
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2017, 93 (03) : 477 - 488
  • [28] Fault detection for linear analog circuits using current injection
    Velasco-Medina, J
    Calin, T
    Nicolaidis, M
    DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 987 - 988
  • [29] Fault Ordering for Automatic Test Pattern Generation of Reversible Circuits
    Wille, Robert
    Zhang, Hongyan
    Drechsler, Rolf
    2013 IEEE 43RD INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2013), 2013, : 29 - 34
  • [30] Test generation for fault isolation in analog circuits using behavioral models
    Cherubal, S
    Chatterjee, A
    PROCEEDINGS OF THE NINTH ASIAN TEST SYMPOSIUM (ATS 2000), 2000, : 19 - 24