A scalable methodology for cost estimation in a transformational high-level design space exploration environment

被引：5

作者：

Gerlach, J ^{[1
]}

Rosenstiel, W ^{[1
]}

机构：

[1] Univ Tubingen, Dept Comp Engn, D-72076 Tubingen, Germany

来源：

DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS | 1998年

关键词：

D O I：

10.1109/DATE.1998.655861

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Objective of the methodology presented in this paper is to perform design space exploration on a high level of abstraction by applying high-level transformations. To realize a design loop which is close and settled on upper design levels, a high-level estimation step is integrated. In this paper several estimation methodologies fixed on different states of the high-level synthesis process are examined with respect to their aptitude on controlling the transformational design space exploration process. Estimation heuristics for several design characteristics are derived and experimentally validated.

引用

页码：226 / 231

页数：6

共 50 条

[1] A methodology and tool for automated transformational high-level design space exploration
Gerlach, J
Rosenstiel, W
[J]. 2000 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2000, : 545 - 548
[2] AutoScaleDSE: A Scalable Design Space Exploration Engine for High-Level Synthesis
Jun, Hyegang
Ye, Hanchen
Jeong, Hyunmin
Chen, Deming
[J]. ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2023, 16 (03)
[3] Efficient Error Estimation for High-Level Design Space Exploration of Approximate Computing Systems
Vaeztourshizi, Marzieh
Pedram, Massoud
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2023, 31 (07) : 917 - 930
[4] High-level power estimation and low-power design space exploration for FPGAs
Chen, Deming
Cong, Jason
Fan, Yiping
Zhang, Zhiru
[J]. PROCEEDINGS OF THE ASP-DAC 2007, 2007, : 529 - +
[5] Effective High-Level Synthesis Design Space Exploration through a Novel Cost Function Formulation
Gao, Yiheng
Schafer, Benjamin Carrion
[J]. 2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
[6] Divide and Conquer High-Level Synthesis Design Space Exploration
Schafer, Benjamin Carrion
Wakabayashi, Kazutoshi
[J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2012, 17 (03)
[7] A high-level interconnect power model for design space exploration
Gupta, P
Zhong, L
Jha, NK
[J]. ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2003, : 551 - 558
[8] Hierarchical High-Level Synthesis Design Space Exploration with Incremental Exploration Support
Schafer, Benjamin Carrion
[J]. IEEE EMBEDDED SYSTEMS LETTERS, 2015, 7 (02) : 51 - 54
[9] A Scalable and Fast Microprocessor Design Space Exploration Methodology
Wang, Lei
Tang, Yuxing
Deng, Yu
Qin, Fangyan
Dou, Qiang
Zhang, Guangda
Zhang, Feipeng
[J]. 2015 IEEE 9TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANYCORE SYSTEMS-ON-CHIP (MCSOC), 2015, : 33 - 40
[10] DESIGN SPACE EXPLORATION BASED ON MULTIOBJECTIVE GENETIC ALGORITHMS AND CLUSTERING-BASED HIGH-LEVEL ESTIMATION
Martins, Luiz G. A.
Marques, Eduardo
[J]. 2013 23RD INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL 2013) PROCEEDINGS, 2013,

← 1 2 3 4 5 →