Re-evaluating simple lambda based design rules for low K1 lithography process control

被引:1
|
作者
Postnikov, S [1 ]
Lucas, K [1 ]
Roman, B [1 ]
Wimmer, K [1 ]
机构
[1] Motorola Inc, Adv Prod Res & Dev Lab, Austin, TX 78721 USA
关键词
layout design rules; low K1 lithography; optical proximity correction (OPC);
D O I
10.1117/12.386458
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Due to the continuing decrease of the Rayleigh lithographic K1 factor used in advanced semiconductor technology, the non-linearity between designed and printed circuit images continues to increase. This increasing non-linearity has significant implications for the layout design rules with advanced technology. Recently, industry pundits have speculated that lithographic K1 factors can go far below current value [1]. This paper aims to understand the impact of low K1 lithography upon a set of basic, company independent, layout design rules, the lambda based rules proposed by Mead and Conway [2]. The results show that even with the use of aggressive optical proximity correction (OPC) techniques, significant changes in layout design rules will have to be made in order to extend lithographic capability to the low K1 regime.
引用
收藏
页码:901 / 912
页数:12
相关论文
共 19 条
  • [1] Impact of optimized illumination upon simple lambda based design rules for low K1 lithography
    Postnikov, S
    Lucas, K
    Wimmer, K
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XV, 2001, 4344 : 797 - 808
  • [2] DFM Study in Low k1 Lithography Process
    Wang, Lei
    Guo, Xiaobo
    Li, Weifeng
    Tong, Yufeng
    Chen, Fucheng
    Meng, Honglin
    Su, Bo
    Xiao, Shen'an
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2012 (CSTIC 2012), 2012, 44 (01): : 187 - 196
  • [3] Thermal aberration control for low k1 lithography
    Uehara, Yusaku
    Matsuyama, Tomoyuki
    Nakashima, Toshiharu
    Ohmura, Yasuhiro
    Ogata, Taro
    Suzuki, Kosuke
    Tokuda, Noriaki
    OPTICAL MICROLITHOGRAPHY XX, PTS 1-3, 2007, 6520
  • [4] Low k1 logic design using gridded design rules
    Smayling, Michael C.
    Liu, Hua-Yu
    Cai, Lynn
    DESIGN FOR MANUFACTURABILITY THROUGH DESIGN-PROCESS INTEGRATION II, 2008, 6925
  • [5] Low k1 process optimization for i-line lithography
    Kim, JW
    Huh, H
    Han, SB
    OPTICAL MICROLITHOGRAPHY XIII, PTS 1 AND 2, 2000, 4000 : 1134 - 1139
  • [6] Sampling plan optimization for CD control in low k1 lithography
    Asano, M
    Koike, T
    Mikami, T
    Abe, H
    Ikeda, T
    Tanaka, S
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XIX, PTS 1-3, 2005, 5752 : 727 - 735
  • [7] CD control at low K1 optical lithography in DRAM device
    Hong, J
    Woo, C
    Park, J
    Cho, BH
    Choi, J
    Yang, H
    Park, CH
    Shin, YC
    Kim, Y
    Jeong, G
    Kim, JC
    Kang, KO
    Kang, C
    Park, J
    Yim, D
    Song, Y
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XVII, PTS 1 AND 2, 2003, 5038 : 406 - 414
  • [8] Source optimization and mask design to minimize MEEF in low k1 lithography
    Xiao, Guangming
    Cecil, Tom
    Pang, Lingyong
    Gleason, Bob
    McCarty, John
    PHOTOMASK AND NEXT-GENERATION LITHOGRAPHY MASK TECHNOLOGY XV, PTS 1 AND 2, 2008, 7028
  • [9] Process latitude extension in low k1 DRAM lithography using specific layer oriented illumination design
    Kang, YS
    Nam, DS
    Hwang, C
    Woo, SG
    Cho, HK
    Han, WS
    OPTICAL MICROLITHOGRAPHY XVI, PTS 1-3, 2003, 5040 : 1304 - 1309
  • [10] Effect of lens aberrations on OPC model accuracy for low k1 lithography process
    Ahn, Jun-Kyu
    Jeong, Chang-Young
    Park, Jeong-Lyeol
    Choi, Jae-Sung
    Lee, Jeong-Gun
    OPTICAL MICROLITHOGRAPHY XIX, PTS 1-3, 2006, 6154 : U2025 - U2034