A novel low-power bus design for bus-invert coding

被引：5

作者：

Yoon, Myungchul ^{[1
]}

Roh, Byeong-Hee

机构：

[1] Dankook Univ, Dept Elect Engn, Cheonan 330714, Choong Nam, South Korea

[2] Ajou Univ, Grad Sch Informat & Commun, Suwon 443749, Kyeonggi, South Korea

来源：

IEICE TRANSACTIONS ON ELECTRONICS | 2007年 / E90C卷 / 04期

关键词：

NIL-BIC; flip-driver; low-power bus scheme; bus-invert coding;

D O I：

10.1093/ietele/e90-c.4.731

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This letter presents a novel implementation for Bus-Invert Coding called No Invert-Line Bus-Invert Coding (NIL-BIC) architecture. It not only removes the invert-lines used in previous BIC implementations, but sends the coding information without additional bus-transitions. NIL-BIC can save about 50% more bus-power than the implementations using invert-line.

引用

页码：731 / 734

页数：4

共 50 条

[21] Synchronous VME64x Block Transfers with Bus-Invert Coding For Low Noise, Low Power Performance
Aloisio, Alberto
Branchini, Paolo
[J]. IEEE REGION 10 COLLOQUIUM AND THIRD INTERNATIONAL CONFERENCE ON INDUSTRIAL AND INFORMATION SYSTEMS, VOLS 1 AND 2, 2008, : 132 - +
[22] Inter-wire coupling reduction analysis of bus-invert coding
Lin, Rung-Bin
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2008, 55 (07) : 1911 - 1920
[23] Bus-invert coding for low noise, low power 2eSST VME64x block transfers
Aloisio, Alberto
Branchini, Paolo
Cevenini, Francesco
Giordano, Raffaele
Izzo, Vincenzo
Loffredo, Salvatore
[J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2007, 54 (03) : 616 - 622
[24] A low-power bus design using joint repeater insertion and coding
Sridhara, SR
Shanbhag, NR
[J]. ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2005, : 99 - 102
[25] Achieving Maximum Performance for Bus-Invert Coding with Time-Splitting Transmitter Circuit
Yoon, Myungchul
[J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2012, E95A (12) : 2357 - 2363
[26] Hybrid bus-invert coding for RLC coupling-aware on-chip buses
Rahaman, Md. Sajjad
Chowdhury, Masud H.
[J]. 2008 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-4, 2008, : 1108 - 1111
[27] Low-power bus transform coding for multilevel signals
Rokhani, Fakhrul Zaman
Sobelman, Gerald E.
[J]. 2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1272 - +
[28] Dynamic coding technique for low-power data bus
Madhu, M
Murty, VS
Kamakoti, V
[J]. ISVLSI 2003: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: NEW TRENDS AND TECHNOLOGIES FOR VLSI SYSTEMS DESIGN, 2003, : 252 - 253
[29] Bus-Invert Coding For Low Noise 2eSST VME64x Block Transfers
Aloisio, Alberto
Branchini, Paolo
Cevenini, Francesco
Giordano, Raffaele
Izzo, Vincenzo
Loffredo, Salvatore
[J]. 2006 IEEE NUCLEAR SCIENCE SYMPOSIUM CONFERENCE RECORD, VOL 1-6, 2006, : 744 - 751
[30] Segmented bus design for low-power systems
Chen, JY
Jone, WB
Wang, JS
Lu, HI
Chen, TF
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1999, 7 (01) : 25 - 29

← 1 2 3 4 5 →